500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
CS230003-CZZ Cirrus Logic PLL/Frequency Synthesis Circuit
CS230002-CZZ Cirrus Logic Clock Driver
CS230002-CZZR Cirrus Logic Clock Driver
CS230003-CZZR Cirrus Logic PLL/Frequency Synthesis Circuit
EL4585CS-T13 Intersil Corporation 36MHz, VIDEO CLOCK GENERATOR, PDSO16, SO-16
HD1-4702/883 Intersil Corporation 2.4576MHz, OTHER CLOCK GENERATOR, CDIP16, CERDIP-16

VCLK generator ttl

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: PRELIMINARY MX8350 2 in 1 RAMBUS CLOCK GENERATOR FEATURES · Clock generator for RambusTM , is 17 times of input frequency · Provide a TTL interface level output frequency which is one fourth of input frequency · Provide a TTL interface level output frequency which is 14/5 or 17/5 times of , output clock set (VCLK and FSC) is (48.681812MHz, 3.579545MHz), (49.65653MHz, 4.433619MHz) and , VCLK VDD OSC2 IN OSC2 OUT NTSC/PAL PINTYPE 0 - PIN NUMBER 1 2 3 4 5 6 7 DESCRIPTION Clock output -
OCR Scan
31818MH 734475MH 302446MH 681812MH 579545MH 65653MH
Abstract: directly drive the SELEN and VGA/TTL inputs. The WD90C61 generates the VCLK output as shown in Table 1. The VSELO and VSEL1 inputs are latched with SELEN. VGA/TTL is an additional select input that , -1 H F , -~ 2 .2 n F 75 i l MCLK VGA/TTL VCLK SELEN FIGURE 2. WD90C61 , dual clock generator for VGA applications. It simultaneously generates two clocks. One clock is for , done through four inputs: VSELO, VSEL1, VGA/TTL, and FCLKSEL. The video clock selection is latched by -
OCR Scan
WD90C61JEOO 20-PIN
Abstract: INDEX PRELIMINARY MX8350 2 in 1 RAMBUS CLOCK GENERATOR FEATURES GENERAL DESCRIPTION · Clock generator for RambusTM Channel · Provide output frequency select pin · Provide a RambusTM interface level output frequency which is 17 times of input frequency · Provide a TTL interface level output frequency which is one fourth of input frequency · Provide a TTL interface level output , frequency, the TTL-interface-level output clock set (VCLK and FSC) is (48.681812MHz, 3.579545MHz Macronix International
Original
macronix video clock MX835 433619MH 628318MH 5756115MH 250MH 705882MH 14-PIN
Abstract: avaje/vk AV9194 / AV90C64 DUAL FREQUENCY GENERATOR FEATURES â'¢ Two independent clock outputs , frequency generator that is ideal for graphics applications. The device can replace many crystal oscillators , TTL level clock for its input reference frequency. On notebooks and other motherboards, the 14.318MHz , controlled output clocks, VCLK and MCLK. Up to 20 output frequencies, ranging from 5 to 130 MHz, can be mask , of 16 (or 8) masked output frequencies on the video clock, VCLK, and one of 4 (or 8) frequencies on -
OCR Scan
ICS2494 avasem 77C22E 86c911 AV9152 VFS3 TSENG LABS ICS90C64 318MH AV9128/9 AV9152/3/5 AV9194-
Abstract: Current Control Application VSHUT VCLK ECL Level Single Input TTL Level Input L : Shut down Open High , CXB1558Q-Y Voltage Control Application VSHUT VCLK ECL Level Single Input TTL Level Single Input L , Data input: ECL · D-FF for Duty Cycle Correction · Laser Shutdown Input: TTL Applications · SONET/SDH , pin QFP (Ceramic) Vcc ­ VEE ­0.3 to +7.0 VIN VEE to +0.5 |VIN ­ VIN| 0 to 2.5 |VCLK ­ VCLK| 0 to , D-FF D 28 INPUT SIGNAL MONITOR VCC1 29 P 30 P 31 DRIVADJ 32 MODULATION GENERATOR BIAS Sony
Original
32PIN QFP-32C-L01 XQFP023-G-0000-A
Abstract: · D-FF for Duty Cycle Correction · Laser Shutdown Input: TTL Applications · SONET/SDH: 155,622Mb , VEE ­0.3 to +7.0 VIN VEE to +0.5 |VIN ­ VIN| 0 to 2.5 |VCLK ­ VCLK| 0 to 2.5 IQ, IBIAS 0 to , 13 NC INPUT SIGNAL MONITOR VCC1 29 12 NC 11 BIASADJ P 30 MODULATION GENERATOR P 31 BIAS GENERATOR 10 VEE2 9 SBIAS VEE2 Q Q 6 7 8 BIASA 4 BIASB 3 Q , 6 5 VEE to VEE +2.5V VCC Modulation generator current monitor. Modulation generator Sony
Original
Abstract: ICD2062B Dual Programmable ECL/TTL Clock Generator to produce the following: a 10 K compatible complementary ECL output signal for highspeed video RAMDACs, a highspeed TTL output signal for , PLL Buffer (Typically VCLK ECL/TTL 14.31818 MHz Xtal) PLL f(REF) XTALIN XTALOUT , generation dual oscillator graphics clock generator D PECL Video Outputs: 508 kHz to 165MHz D D TTL Outputs: 508 kHz to 120 MHz Individually programmable PLLs using a highly reliable Cypress Semiconductor
Original
ICD2062A 165MH ICD2062B15 ICD2062BSC-2
Abstract: fax id: 3502 1I CD20 62B ICD2062B Dual Programmable ECL/TTL Clock Generator Features · Second generation dual oscillator graphics clock generator · PECL Video Outputs: 508 kHz to 165 MHz · TTL Outputs: 508 kHz to 120 MHz · Individually programmable PLLs using a highly reliable , Available in 20-pin SOIC package configuration Functional Description The ICD2062B is a clock generator , high-speed TTL output signal for video RAMs and system logic operation, and the requisite load, control Cypress Semiconductor
Original
crt monitor circuit diagram 8-bit VGA ramdac icd2062 185-000 HSYNC, VSYNC input output 300-M
Abstract: i ? o a m ig s AV9194/AV90C64 Dual Frequency Generator Features Two independent clock , is a dual output frequency generator that is ideal for graphics applications. The device can replace , use either a crystal or TTL level clock for its input reference fre quency. On notebooks and other , independently con trolled output clocks, VCLK and MCLK. Up to 20 output frequencies, ranging from 5 to 130 MHz , used to choose one of 16 (or 8) masked output frequencies on the video clock, VCLK, and one of 4 (or 8 -
OCR Scan
s3 86c911 xtal 80.00 WD90C30 AV9128 86C92 86c91 AV90C64N AV90C64M
Abstract: fax id: 3502 ICD2062B Dual Programmable ECL/TTL Clock Generator Features â'¢ Second generation dual oscillator graphics clock generator â'¢ PECL Video Outputs: 508 kHz to 165 MHz â'¢ TTL , clock generator for high-resolution video displays. It uses a low-frequency, low-cost reference crystal , RAMDACs, a high-speed TTL output signal for video RAMs and system logic operation, and the requisite load , . The ICD2062B Dual Programmable Clock Generator offers two fully user-programmable phase-locked loops -
OCR Scan
16 channel demux Q0011 ICD2062B-15 0051S1
Abstract: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Memory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It , and ICS90C64 · Dual Clock generator for the IBM compatible Western Digital Imaging Video Graphics , Array Clock Generator (ICS90C64A) is capable of producing different output frequencies under firmware , the VCLK selection. Table 1-1 is the truth table for VCLK selection. The input and truth table have Integrated Circuit Systems
Original
ICS90C63 WD90C11 WD90C31 ICS90C64AN ICS90C64AM laptop VGA circuit diagram 1 microfarad capacitor b65 zener RAMDAC DIP vga Western Digital 8514/A WD90C20 WD90C22 WD90C26
Abstract: fax id: 3502 ICD2062B Dual Programmable ECL/TTL Clock Generator Features â'¢ Second generation dual oscillator graphics clock generator â'¢ PECL Video Outputs: 508 kHz to 165 MHz â'¢ TTL , clock generator for high-resolution video displays. It uses a low-frequency, low-cost reference crystal , RAMDACs, a high-speed TTL output signal for video RAMs and system logic operation, and the requisite load , . The ICD2062B Dual Programmable Clock Generator offers two fully user-programmable phase-locked loops -
OCR Scan
bt ramdac ICD2062-BSC-2
Abstract: Integrated Circuit Systems, Inc. AV9194/AV90C64 Dual Frequency Generator Features General , _ The AV9194 is a dual output frequency generator that is ideal for graphics applications. The device , AV9194 can use eithera crystal or TTL level clock for its input reference frequency. On notebooks and , to generate two independently controlled output clocks, VCLK and MCLK. Up to 20 output frequencies , Frequency Select pins are used to choose one of 16 (or 8) masked output frequencies on the video clock, VCLK -
OCR Scan
28.322 MHZ oscillator 86C924 86C801 s3 924 video Tseng Labs ET4000 AV9194-11 V9152
Abstract: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Memory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It , and ICS90C64 · Dual Clock generator for the IBM compatible Western Digital Imaging Video Graphics , Array Clock Generator (ICS90C64A) is capable of producing different output frequencies under firmware , VSEL1 are latched by the SELEN signal. VSEL2 and VSEL3 are used as direct inputs to the VCLK selection Integrated Circuit Systems
Original
block diagram laptop ac adapter 12 pin vga cmos pinout VGA generator circuit VCLK TTL WD90C31 dip switch ICS90C64AV
Abstract: fax id: 3502 ICD2062B Dual Programmable ECL/TTL Clock Generator Features â'¢ Second generation dual oscillator graphics clock generator â'¢ PECL Video Outputs: 508 kHz to 165 MHz â'¢ TTL Outputs: 508 kHz to , '¢ Available in 20-pin SOIC package configuration Functional Description The ICD2062B is a clock generator for , K compatible complementary ECL output signal for high-speed video RAMDACs, a high-speed TTL output , Clock Generator offers two fully user-programmable phase-locked loops in a single package. The Outputs -
OCR Scan
11001200
Abstract: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Memory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It , and ICS90C64 Dual Clock generator for the IBM compatible Western Digital Imaging Video Graphics , Clock Generator (ICS90C64A) is capable of producing different output frequencies under firmware , the VCLK selection. Table 1-1 is the truth table for VCLK selection. C LK1M SÃ'L2EXTCLK - - -
OCR Scan
QDQ233 DD0233T
Abstract: AV9194/AV90C64 Integrated Circuit Systems, Inc. Dual Frequency Generator Features , package option available The AV9194 is a dual output frequency generator that is ideal for graphics , frequencies on-chip. The AV9194 can use either a crystal or TTL level clock for its input reference fre , reference frequency is used to generate two independently con­ trolled output clocks, VCLK and MCLK. Up , frequencies on the video clock, VCLK, and one of 4 (or 8) frequencies on the second clock, designated MCLK -
OCR Scan
Abstract: with TTL level input thresholds on the inputs driven by the ICS90C64A VCLK and MCLK outputs. The later , Integrated Circuit Systems, Inc. ICS90C64A Dual Video/Memory Clock Generator Introduction The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It , Integrated Circuit Systems Video Graphics Array Clock Generator (ICS90C64A) is capable of producing different , compatible with ICS90C63 and ICS90C64 â'¢ Dual Clock generator for the IBM compatible Western Digital -
OCR Scan
SVC 561 14 90c64 90c64ar6va111095 0QD2337 M62575 QQD233I
Abstract: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Mem ory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It , 90C 63 and ICS90C64 Dual Clock generator for the IBM compatible Western Digital Imaging Video , Clock Generator (ICS90C64A) is capable of producing different output frequencies under firmware , are latched by the SELEN signal. VSEL2 and VSEL3 are used as direct inputs to the VCLK selection -
OCR Scan
90C11 D90C3I DQQ121 ICS90C64A-XXXN ICS90C64A-XXXM ICS90C64A-XXXV
Abstract: ICS2495 Integrated Circuit Systems, Inc. Dual Video/Memory Clock Generator Features · · , ICS2495 Clock Generator is an integrated circuit dual phase-locked loop frequency synthesizer capable of , provisions to multiplex an externally-generated signal source into the VCLK signal path. Internal , XTAL2 1 16 XTAL1 EXTFREQ 2 15 VCLK FS0 3 14 XTALOUT FS1 4 13 , internally biased at V DD/ 2. Since TTL compatible clocks typically guarantee a V OH of only 2.8V Integrated Circuit Systems
Original
cga ega vga tester cga to vga circuit ferroxcube 56-590-65 ICS2495M ICS2495N ICS2495N-XXX ICS2495M-XXX
Showing first 20 results.