500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
F15244_FLORENCE-ZT25-S LEDIL LENS ARRAY RECTANG 33 POS 286 +
SCRH8D28-680 Signal Transformer Inc FIXED IND 68UH 950MA 286 MOHM
B59339A1501P20 TDK Epcos PTC THERMISTOR J 286-P 120-A 20
SCRH105A-820 Signal Transformer Inc FIXED IND 82UH 1.9A 286 MOHM SMD

"em 286"

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: -bit DI register 8086 at 286 programmers are accustomed to. VIRTUAL M EM ORY Figure 5: The 386 segm , ] 286 SEGMENT DESCRIPTOR FORMAT B it(s) D escription 16 -bit lim it (segm ent size) 2 4-bit base , the highest offset that can be addressed within a segment, is 65,535- exactly 64K minus 1. 286 SEG M ENTATIO N 44 D escriptor Type (DT) bit 0 = system se gm e n t o r system gate 1 = m em ory segm ent , level 2 11 = privilege level 3 P resent (P) bit 0 = segm ent not present In m em ory 1 = segm ent -
OCR Scan
Programming the 80386 set es segment to register to 4gb
Abstract: current task. 1 MP 2 EM 3 TS 3-62 80C 286 TABLE 8. RECOMMENDED MSW ENCODINGS FOR , mode; however, em bedded con stants fo r segm ent selectors are different. 3-64 80C 286 Memory , static CMOS version of the NMOS 80286 microprocessor. The 80C 286 is an advanced, high-perform ance m , well as program and data privacy within tasks. A 25M Hz 80C 286 provides up to nineteen times the throughput o f a standard 5M Hz 8086. The 80C 286 includes memory management capabilities that map 2 3 0 (one -
OCR Scan
80C286F 80C286 16-BIT
Abstract: em p eratu re Storage T em p eratu re "R " Series Burn-In T em perature Maximum + 17 Volts + 13 , w er D issipation Ju n c tio n T em p eratu re Above Case T em perature MTBF (MIL-HDBK-217E, A, K , - Typical Perform ance Over T em perature K ey: +25°C +85°C -55°C - (@ +15 VDC u n less o th , -28.3 -28.3 -28.4 -28.5 -28.6 -28.7 -28.8 -28.9 -29.0 -29.0 -29.1 -29.2 -29.3 -29.5 -29.5 -28.5 -29.6 -29.8 -29.7 -29.8 -29.7 -29.6 -29.4 -29.2 -29.1 -29.1 -28.0 -29.1 -29.2 -28.3 -28.6 -28.9 -30.2 -30.6 -
OCR Scan
LT 7247
Abstract: '¢ A utom atic assem bly/disassem bly o f data â'¢ M em ory-based com m unication scheme w ith CPU , SAB 82257 is a DMA (direct m em ory access) con troller designed especially fo r the 16-bit m , requirem ents o f these local buses. Logic Symbol in 286 Mode CLK R ESÃT G « S IE G Ap a , T Z J -P ' 204 ; â'¢ 47E D â  ÃE35bOS DG33D53 2 « S I E G SI EM EN S A K T I E , Functions 186/8086 Mode Remote Mode 286 Mode Pin Sym bol 16 17 1 14 Input (1) O utput -
OCR Scan
DD330S1 A19/S6-A16/S3 0331DS SAB82257 T-52-33-79 A19/S6
Abstract: EM MICROELECTRONIC-MARIN SA V6118 2, 4 and 8 Multiplex LCD Driver Typical Operating , 2.43VOP/2.86 VOP/2.86 0.43VOP/2.86 State1* 0 -0.43VOP/2.86 -VOP/2.86 -2.43VOP/2.86 2.43VOP/2.86 VOP/2.86 0.43VOP/2.86 State2* 0 -0.43VOP/2.86 -VOP/2.86 -2.43VOP/.86 Fig. 7 *See Table 8 , and package. EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin product. EM EM Microelectronic-Marin
Original
QFP52 tv611 QFP-52 J/158
Abstract: Q avan tek UTO/UTC 558 Series Thin-Film Cascadable Amplifier 5 to 500 MHz FEA TURES · · · · F requency Range: 5 to 500 MHz High Gain: 28.0 dB 5-Volt Supply T em perature Com pensated A , A N C E OVER TEM PER A TU R E S C H EM ATIC ( + 5 VD C unless otherw ise noted , ANA LYZER M EA SU R EM EN TS S -P A R A M E T E R S FR EQ MHz .005 .010 .020 .030 .040 .050 .100 .150 , -24.4 dB 28.7 28.8 28.7 28.7 28.7 28.7 28.7 28.6 28.6 28.6 28.5 28.5 28.6 28.6 28.6 28.7 28.7 28.7 28.6 -
OCR Scan
IC 244, 245, 373, 374
Abstract: 3 3 F A X : 8 1 2 .9 4 8 .5 0 4 7 * e-M ail: IN F O @ S A M T E C .C O M C O D E: 55322 , 4 .6 7 3 3 F A X : 8 1 2 .9 4 8 .5 0 4 7 * e-M ail: IN F O @ S A M T E C .C O M C O D E , [3.45] .186 [4.72] .236 [5.99] .286 [7.26] .086 [2.18] .136 [3.45] .186 [4.72] .236 [5.99] .286 , N Y , IN 4 7 1 5 0 P H O N E : 8 1 2 .9 4 4 .6 7 3 3 F A X : 8 1 2 .9 4 8 .5 0 4 7 * e-M ail Samtec
Original
i 7989 PT-1-24-15-09 PT-1-24-02-17 PT-1-24-14-09 TP-24-02 TP-09 PT-1-24-13-09
Abstract: a fihm faxnfhdtoC o^IkL 3-15 TAPING DIMENSIONS Em boss T aping Table D 3-16 N , im ensions for D M P/EM P C=J> Pull-out direction U n it: mm DMP8/14/16/20/24 SDMP30.EMP8/14 Size 1.0 , than 5 devices+ L ayer paper m ore than 1000mm Pull-out end: Em pty part m ore than 5 devices+ layer , . TAPING DIMENSIONS 4.Em boss C arrier T aping D im ensions (1) E m boss C arrier T aping D im ensions , * 2.5MAX P ull-out beginning : E m pty part m ore than 20 em bosses+ C over tape m ore than one around -
OCR Scan
Abstract: . 2. 3. 4. 5. 6. EM ITTER 1 (E l) BASE 1 (B l) COLLECTOR 2 (C2) EM ITTER 2 (E2) BASE 2 (B2) COLLECTOR , RATING -5 0 -5 0 -1 0 vebo CHARACTERISTIC Collector-Base Voltage Collector-Em itter Voltage Em itter-B ase Voltage Collector C urrent Collector Power D issipation Junction T em perature Storage T em , MHz 6 6.11 13 28.6 PF - 3.29 7 15.4 Input Resistor R1 - R 1 /R 2 - 61.1 2.86 , RN2601 IC - V i (OFF) RN2602 IC - V i (OFF) COM M ON EM ITTE R (/*A) VCE = - 5 V -
OCR Scan
em 329 inverter ic marking H.A RN2601RN2606 RN1601 RN1606 RN2603 RN2604 RN2605
Abstract: Maximum Case T em perature. +125° C Maximum DC Voltage , ). 0.5 Watt Burn-iri T em p e ra tu re , 8.7 -5.0 -15.8 -23.5 MAG 2.82 2.87 2.88 2.84 2.84 2.84 2.85 2.86 2.86 2.86 2.88 2.88 2.91 2.86 2.86 -
OCR Scan
AC2348 AS2348
Abstract: R EM MICROELECTRONIC-MARIN SA V6118 2, 4 and 8 Multiplex LCD Driver Typical Operating , VSS 2.43VOP/2.86 VOP/2.86 0.43VOP/2.86 State1* 0 -0.43VOP/2.86 -VOP/2.86 -2.43VOP/2.86 2.43VOP/2.86 VOP/2.86 0.43VOP/2.86 State2* 0 -0.43VOP/2.86 -VOP/2.86 -2.43VOP/.86 Fig. 7 *See , V6118V852F N/A EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin product. EM EM Microelectronic-Marin
Original
V6118V2QF52D V6118V2TBD V6118V4WP11 V6118V4QF52D Y438 Y1206 COL31 Y-438 V6118V2WP11 V6118V4TBD
Abstract: patible system board using either a 16-bit 80386S X or 80C 286 central processing unit (CPU ). T he W D 7600L P has been optim ized for m in i­ â'¢ S upports 80386SX or 80C 286 m icroprocessors at up to , m em ory (16 M bytes o f real m um p ow er consum ption operation via a variety o f m em ory , controller, and the A T bus logic. T he W D 76C 10L P requires no external logic to interface to 80C 286 , f critical core logic functions, an advanced m em ory tw o 8237 D M A C ontrollers, tw o 8259 -
OCR Scan
WD7600LP D76C-30
Abstract: 1nches mm Inches mm * EM 0.500 12.7 1.040 26.4 * iEN 0.500 12.7 1.335 33.9 * ER 0.500 12.7 1.665 42.3 GE 0.750 19.1 1.125 28.6 G J 0.750 19.1 1.625 41.3 GL 0.750 19.1 2.125 , 0.875 22.2 1.125 28.6 H J 0.875 22.2 1.625 41.3 HL 0.875 22.2 2.125 54.0 HP 0.875 22.2 , ) 105°C 120Hz lOKHz 6.3 VDC - 8.5 VDC SURGE 40 VDC - 50 VDC SURGE 750 EM .22 .14 .36 .53 180 EM .40 , 75VDCSURGE 520 EM .24 .150 .36 .53 8:? EM .86 .40 0.14 .30 900 EN .17 .110 .47 .70 120 EN .62 .30 0.19 -
OCR Scan
10KHZ GP 053 VC/30
Abstract: es relative to the system clock to be met for correct operation. M em ory / 1,0 SELECT In 286 mode , meet the different requirem ents of these local buses. Logic Symbol in 286 Mode CLK RESET READY , A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 286 Mode Input (1) Output (O) 0 1 1,0 0 , ESET CLK G ND ^cc 286 Mode In p u t (1) Remote Mode Symbol A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 , timing, in 286 mode and rem ote mode it must be two tim es the system clock. It can be directly connected -
OCR Scan
a23 445-1 409 82257 siemens s7 IM 365 82257-N SAB 80186 SIEMENS et 200 cpu 8-/16-B PL-CC-68 SSTOOA-53
Abstract: /386SX" PC/AT-COMPATIBLE CHIP SET The TOPCAT 286/386SX chip set from VLSI Technology, Inc., is a very , 286/386SX chip set provides design engineers with a very flexible, high-performance, low-cost board , TOPCAT 286/386SX twodevice chip set has been designed with the highest integration consis tent with , including the microprocessor. V LSI's TOPCAT 286/386SX chip set was designed with seven goals. · Lowest , byte mem ory using 256K, 1M, and 4M bit DRAM - Laptop or desktop applications » Full hardware LIM EM S -
OCR Scan
laptop MOTHERBOARD Chip Level MANUAL VL82c311 topcat ibm schematics 80286 80286 microprocessor schematics vlsi 386sx 286/386SX VL82C320A VL82C335
Abstract: 1 ,8 I File No. I I SHEET 286 1 / 2 SPECIFICATIONS Current Rating: 1A AC, DC Voltage Rating: 100V AC, DC Withstanding Voltage: 500V AC/Minute Contact Resistance: 20 Milliohms Max , 11 12 13 14 15 APPROVED BY CATEGORY A AUK A M EM B ER O F A U K CRO UP x m m m , DATE ,8 I File No. I SHEET 286 2 / 2 2 -9 P â'"i I 1i * I ' !_i_ i ^1i i , 28.40 28.40 28.40 28.40 40.40 40.40 W±1.5 CATEGORY A AUK A M EM B ER O F A U K CRO -
OCR Scan
UL94V
Abstract: bus loading â'¢ M em ory-based com m unication scheme â'¢ 16 Mbytes addressing range â , Moode SAB 82C258A 286 Mode 8086 Mode 186 Mode B us Width = 8 Bit 8088 Mode 188 , functions as well as the m ode-specific pin functions is given in the following sections. Pin 286 Mode , Pin Definitions and Functions (c o n tâ'™d ) Pin 186/8086 Mode Remote Mode 286 Mode Input , fundam ental tim ing. In 286 mode and rem ote m ode it m ust be two tim es the system clock. It can be -
OCR Scan
16-/32-B 82C258A-1 82C258A-16 82C258A-12 82C258A-20 A16/S3
Abstract: in te i. 82C08 CHMOS DYNAMIC RAM CONTROLLER 0 Walt State with INTEL ^Processors iAPX 286 1 (10 , generate the colum n address for the internal address multiplexer. In iAPX 286 m ode (CFS = 1), these , the row address for the internal address multiplexer. In iAPX 286 mode, these addresses are latched , m and inputs or iAPX 286 status inputs. II PCTL is high after RESET the 82C08 is program m ed to , ands or iAPX 286 status inputs, it should be tied low or it may be connected to INHIBIT when operating -
OCR Scan
82C08-10 82C08-8 intel 82c08 IC 8208 intel 80186 pin out intel 8208 82C08-20 82C08-16
Abstract: CHIPAT, MID-RANGE PERFORMANCE SCAMPâ"¢ CONTROLLER FEATURES â'¢ Fully compatible with 286- or 386SXbased PC/AT compatible systems (VL82C311L is 286 compatible only) â'¢ Includes: - Memory/refresh , and up to 20 MHz in a 286-based system â'¢ Replaces the following peripheral logic on motherboard , *-* M EM ORY ADDRESS M UX CACHE L O G IC TT SLEEP L O G IC N U M E R IC COPROC , Quad Flat Pack VL82C311L-FC (SCAMP-DT 286 Only) Metric Quad Flat Pack Note: Operating -
OCR Scan
SCAMP vlsi VL82C310/VL82C311/VL82C311L 386SX 386SX- 82C37A 74LS612 82C59A
Abstract: MP 2 EM 3 TS 430 2 27 1 Q 0 b 3 52 Q ^71 13 80C 286 TABLE 8. RECOMMENDED MSW , igabyte V irtual per Task · In teg rated M em ory M an ag em en t, F our-Level M em ory Protection and S up p o rt fo r V irtual M em ory and O perating System s · T w o 8 0 C 8 6 U pw ard C om patib le O , skin g system s. The 8 0 C 2 8 6 has b u ilt-in m em ory protection that supports operating system and , nineteen tim es the throu g h p u t o f a standard 5M H z 8086. The 80 C 2 86 includes m em ory m anagem -
OCR Scan
tfm 1010 MS-018AE 5M-1982
Showing first 20 results.