500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
CS2000CP-EZZR Cirrus Logic IC CLK GEN/MULT CTRL PORT 10MSOP
CS2000CP-EZZ Cirrus Logic IC CLK GEN/MULT CTRL PORT 10MSOP

"address learning" disable 802.3 802.1d port

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: . Initialisation of Switch â'" Port 2 Receive â'˜disabledâ'™ Initialisation: 1. Disable learning on ports 1 & 2 , Reg14.2-0 = 011) 4. Disable Port 2 Receive (Port 1 Control Reg2.1 = 0) â'¢ Other methods do exist , . If Port 1 link good then â'¢ Send a broadcast message for all switches to disable Port 2 Receive , Solution using the KSZ8863 / KSZ8873 3-Port Ethernet Switch family A WHITE PAPER By Mike Jones Senior , provides inherent redundancy. The basic building block for a â'˜ringâ'™ network is the 3-Port switch as Micrel Semiconductor
Original
KSZ8863/73
Abstract: auto-negotiation results. 1: Enable force mode setting 0: Disable force mode setting (Default) P12TXD0 Port 14 , : Force disable flow control. P13TXD0 Port 14 Duplex Force Mode Setup: During RST# rising edge, if , auto-negotiation results. 1: Enable force mode setting 0: Disable force mode setting (default) Port 15 Flow , disable flow control Port 15 Duplex Force Mode Setup: During RST# rising edge, if EnP15ForceMode = High , enabled. 1: Enable the VLAN function on each port. 0: Disable the VLAN function on each 16 ports Realtek Semiconductor
Original
RTL8316 0180C2000001 RTL8316 rev B 01-80-C2-00-00-01 01-80-C2-00-00-03 0180-C2-00-00-0F 16-PORT 14VLAN 15VLAN 8021DF
Abstract: with traffic Enable/Disable a port 100, 1000, Auto-Negotiation · 1000Base-X where X is T, SX , Overview · The NetStructure 470 Switches are 8 port Gigabit Ethernet Switches in the following port configurations: o NetStructureTM 470T Switch. 6 Port 100/1000Base-T ports and 2 GbE GBIC ports. The GBIC port , Port 1000Base-SX. These ports are all fixed 1000BaseSX ports. o Both switch are layer 2 switches The , . Architectural Overview The architecture for the NetStrucuture 470 Switches consists of an eight port crossbar Intel
Original
1000BASE-X 9600-N81 RFC1213 gvrp Fiber Optic Switch MTBF 470f 10 100/1000B 1000B 470T/F
Abstract: RTL8306SD-GR RTL8306SDM-GR RTL8306SD-VC-GR RTL8306SDM-VC-GR RTL8306SD-VT-GR SINGLE-CHIP 6-PORT , Assignments Table, page 7 (AI and A0 pin types). 2. Revised Table 5 Port 4 PHY Circuit Interface Pin , register names in section 8.14 Port Mirroring, page 80. 7. Added page selection register description , Information, page 123. 6-port 10/100Mbps Single-Chip Dual MII/RMII Switch Controller ii Track ID , .13 PORT 4 PHY CIRCUIT INTERFACE PINS Realtek Semiconductor
Original
RTL8306 10/100MBPS JATR-1076-21 RTL8306SD/RTL8306SDM PQFP-128 10/100M
Abstract: auto-negotiation. Each port has the ability to enable or disable auto-negotiation. The MDI interface is provided , disable auto-negotiation. Each port may operate at 100Mbit or 1000Mbit. At the PHY layer, each 100 , autonegotiation. Each port has the ability to enable or disable auto-negotiation. Auto-negotiation capability is , (1) out-of-band (management) 10Base-T/100 Base-TX port. The switched, and out-ofband 10/100M , ) 10/100 port & (2) Gigabit port switching fabric · Wire-speed Layer 2 and Layer 3 (IP) Switching · Performance Technologies
Original
PT-CPC4400 PT-CPC4405 1000M rj45 RJ-45 133P0367
Abstract: AL126 Revision 1.0 8-Port 10/100 Mbit/s Dual Speed Fast Ethernet Switch · · · · · · · · , priority, IGMP frame trapping, and multiple port aggregation trunks. 10/100 MAC Switch Controller , . 32 3.7.1 Port Based VLAN , . 35 3.11 Trunking (Port Aggregation). 35 3.11.1 Port Based Trunking (Port Aggregation Allayer Communications
Original
AL1022 AL3000 AL300A ALLAYER COMMUNICATIONS
Abstract: port is configured to be in secured mode, any security violation will disable the port. A security , violation frame it will discard the frame and disable the port if security management is on. 3.6 Address , AL121 Revision 1.0 8 Port 10/100 Mbit/s Dual Speed Fast Ethernet Switch · · · · · · · Supports seven 10/100 Mbit/s Ethernet ports with RMII and one 10/100 Mbit/s Ethernet port with MII/RMII , 's proprietary RoX-IITM architecture. In addition, the AL121 supports port-based VLAN and multiple port Allayer Communications
Original
map 3204 PBD25 802.1q trunk PBD26
Abstract: configured to be in secured mode, any security violation will disable the port. A security violation is , and disable the port if security management is on. 3.6 Address Learning The table lookup engine , AL125 Revision 1.0 8 Port 10/100 Mbit/s Dual Speed Fast Ethernet Switch · · · · · · · · Supports seven 10/100 Mbit/s Ethernet ports with RMII and one 10/100 Mbit/s Ethernet port with MII/RMII , tag based and port based VLAN support, 4K VLAN table IGMP frame trapping Supports 64 IP multicast Allayer Communications
Original
PBD24 ETD15 ETD10 RID11
Abstract: configured to be in secured mode, any security violation will disable the port. A security violation is , discard the frame and disable the port if security management is on. 3.6 Address Learning The table , AL124 Revision 1.1 8 Port 10/100 Mbit/s Dual Speed Fast Ethernet Switch · · · · · · · Supports seven 10/100 Mbit/s Ethernet ports with RMII and one 10/100 Mbit/s Ethernet port with MII/RMII , port-based VLAN and multiple port aggregation trunks. 10/100 MAC Switch Controller Buffer Manager Allayer Communications
Original
RID25 RID15 bit 3193 RID19 PBD22 PBD14
Abstract: .32 DISABLE PORT , .76 11.14.2. 0x0608H: Port Disable Control Register 0 .77 11.14.3. 0x0609H: Port Disable Control Register 1 , .76 TABLE 86. 0X0608H: PORT DISABLE CONTROL REGISTER 0 .77 TABLE 87. 0X0609H: PORT DISABLE CONTROL REGISTER 1 Realtek Semiconductor
Original
RTL8324 RTL8324-LF 24-PORT
Abstract: .29 DISABLE PORT , .71 11.14.2. 0x0608H: Port Disable Control Register 0 .72 11.14.3. 0x0609H: Port Disable Control Register 1 , .71 TABLE 84. 0X0608H: PORT DISABLE CONTROL REGISTER 0 .72 TABLE 85. 0X0609H: PORT DISABLE CONTROL REGISTER 1 Realtek Semiconductor
Original
REALTEK 1186 realtek 8111 ethernet programming PQFP-128 footprint 0x0005 74164 pin assignment digital object counter
Abstract: .72 0x0608H: Port Disable Control Register 0x0609H: Port Disable Control Register , RTL8326 Data Sheet RTL8326 24-PORT 10/100M + 2-PORT 10/100/1000M ETHERNET SWITH CONTROLLER , -2 Ethernet switch controller with embedded l (1)Port- based (2)802.1p priority tag (3) TCP/IP header , port properties and diagnostic display . flow-control ability auto-negotiation. n n Supports Realtek Semiconductor
Original
realtek 8192 realtek Lot Code realtek 8151 RTL8208 P11T realtek 8051 530-ASS-P004
Abstract: VIA Technologies, Inc. Preliminary VT6516 Datasheet VT6516 16/12-PORT 10/100BASE-T/TX , layer 2 switch, 148,810 packets/sec on each 100Mbps Ethernet port Media Access Control (MAC) - Dual 192-bytes FIFO's of receive and transmit for each port - CRC generator for outgoing packets from CPU port - IEEE 802.3X compliant flow control for full duplex ports - Backpressure for half duplex ports , management support - Supports port mirroring (Sniffer feature) - Supports spanning tree algorithm - VIA Technologies
Original
3061a VIA Technologies MD35 MD34 MD33 MD32 16/12-PORT VT86C100P
Abstract: P2SPD P2DPX Ipu Ipd Ipd 1 = enable auto negotiation on port 2 0 = disable auto negotiation on port , disable 29 P2MDIX Ipd Port 2 MDI/MDI-X setting when auto MDI/MDI-X is disabled. PD (default) = , P1SPD P1DPX Ipu Ipd Ipd 1 = enable auto negotiation on port 1 0 = disable auto negotiation on port , KSZ8993M/ML/MI Integrated 3-Port 10/100 Managed Switch with PHYs Rev 1.06 General Description The KSZ8993M, a highly integrated Layer 2 managed switch, is designed for low port count Micrel Semiconductor
Original
ksz8993i 10BASE-T 100BASETX 100BASE-FX KSZ8993ML M9999-021307-1 128-P
Abstract: negotiation. 1 = enable auto negotiation on port 2 0 = disable auto negotiation on port 2 1 = Force port 2 , duplex). Port 2 auto MDI/MDI-X PD (default) = enable PU = disable Port 2 MDI/MDI-X setting when auto , enable auto negotiation on port 1 0 = disable auto negotiation on port 1 1 = Force port 1 to 100BT if , 802.1p priority classification on port 2 ingress 1 = enable 0 = disable Enable is from the receive , Enable tag insertion on port 3 egress 1 = enable 0 = disable All packets transmitted from port 3 will Micrel Semiconductor
Original
KS8993M KS8993MI CAT 7114 PV32
Abstract: auto negotiation. 13 P2ANEN Ipu 1 = enable auto negotiation on port 2 0 = disable auto , 28 P2MDIXDIS Ipd Port 2 Auto MDI/MDI-X PD (default) = enable PU = disable 29 P2MDIX , negotiation on port 1 0 = disable auto negotiation on port 1 31 P1SPD Ipd 1 = force port 1 to , KS8993M/ML/MI Integrated 3-Port 10/100 Managed Switch with PHYs Rev 1.03 General Description , , is designed for low port count, cost-sensitive 10/100 Mbps switch systems. It offers an extensive Micrel Semiconductor
Original
KS8993ML MII PHY-mode timing M9999-092204
Abstract: disable and enable option â'" 100BASE-FX support on port 1 â'" MII interface supports both MAC mode and , auto negotiation on port 2 0 = disable auto negotiation on port 2 14 P2SPD Ipd 1 = force , KSZ8993M/ML Integrated 3-Port 10/100 Managed Switch with PHYs Rev 1.06 General Description , , is designed for low port count, cost-sensitive 10/100 Mbps switch systems. It offers an extensive , port, 802.1p and DiffServ-based â'" Re-mapping of 802.1p priority field per port basis â'¢ Advanced Micrel Semiconductor
Original
M9999-020606
Abstract: negotiation on port 2 0 = disable auto negotiation on port 2 14 P2SPD Ipd 1 = force port 2 to , disable 29 P2MDIX Ipd Port 2 MDI/MDI-X setting when auto MDI/MDI-X is disabled. PD (default , Ipu 1 = enable auto negotiation on port 1 0 = disable auto negotiation on port 1 31 P1SPD , KS8993M/ML/MLI KS8993M/ML/MLI Integrated 3-Port 10/100 Managed Switch with PHYs Rev 1.03 , managed switch, is designed for low port count, cost-sensitive 10/100 Mbps switch systems. It offers an Micrel Semiconductor
Original
IN128 PQFP MICREL DATE CODE M9999-092104
Abstract: disable and enable option ­ 100BASE-FX support on port 1 ­ MII interface supports both MAC mode and PHY , port 2 0 = disable auto negotiation on port 2 14 P2SPD Ipd 1 = force port 2 to 100BT if , disable 29 P2MDIX Ipd Port 2 MDI/MDI-X setting when auto MDI , KS8993M/ML/MI Integrated 3-Port 10/100 Managed Switch with PHYs Rev 1.04 General Description , , is designed for low port count, cost-sensitive 10/100 Mbps switch systems. It offers an extensive Micrel Semiconductor
Original
KS8893M micrel ksz8993m RJ45 UTP CABLE M9999-041205
Abstract: enable auto negotiation on port 2 0 = disable auto negotiation on port 2 1 = force port 2 to 100BT if , ) = enable PU = disable 29 P2MDIX Ipd Port 2 MDI/MDI-X setting when auto MDI/MDI-X is , ) 30 31 32 P1ANEN P1SPD P1DPX Ipu Ipd Ipd 1 = enable auto negotiation on port 1 0 = disable , KSZ8993M/ML Integrated 3-Port 10/100 Managed Switch with PHYs Rev 1.06 General Description The KSZ8993M, a highly integrated Layer 2 managed switch, is designed for low port count, cost-sensitive 10/100 Micrel Semiconductor
Original
SPI EEPROM algorithm flow diagram
Showing first 20 results.