500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
MD82C59A/7 Intersil Corporation CMOS Priority Interrupt Controller; Temperature Range: -55°C to 125°C; Package: 28-CerDIP
IS82C59A Intersil Corporation 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, PQCC28
MD82C59A/B Intersil Corporation 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, CDIP28
ID82C59A Intersil Corporation 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, CDIP28, CERDIP-28
IS82C59A-12 Intersil Corporation 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, PQCC28
CS82C59A Intersil Corporation 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, PQCC28, PLASTIC, LCC-28

"Embedded Programmable Interrupt Controller"

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: , such as the Interrupt Controller, DMA Engines, have set of signals connected to the Embedded FPGA , Controller (VIC). 5.10 GPIO The GPIO peripheral provides 16 programmable inputs or outputs. An interrupt , Memory Controller Static Memory Controller Vectored Interrupt Controller S Ethernet MAC , -bit ADC 16 Mbit Embedded DRAM Watch Dog System Controller 3x 10-bit DAC RTC POR (s , such as Interrupt Controller, timer, Clock Generation, System Controller, etc. DPRAM Memories are STMicroelectronics
Original
TA0316 ARM926 verilog code ahb-apb bridge GreenFIELD-STW21000 ARM926T DPRAM DRAM CONTROLLER FPGA 8mbit FIELD-STW21000 200MH
Abstract: controller â'¢ On-chip interrupt controller â'¢ Three UARTs - 16C450-class â'¢ IrDA/DASK infrared , DRAM controller â'¢ 24-bit Programmable Peripheral Interface (PPI) â'¢ Three 16-bit counter/timer , ), Static RAM, and other communications ports and external peripherals. The Embedded controller provides the , Embedded microcontroller. The High orde» six bits of the address are provided by an internal programmable , asserting BREQ LOW, the external bus controller indicates to the Embedded microcontroller it is releasing -
OCR Scan
LH77790 interfacing sram and dram ppi 8225 8225-class sy 346 SDR-S ppi to rs232 16C450- RS232
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , exception vectors · Embedded Flash Controller ­ Embedded Flash interface, up to three programmable wait , kbytes (AT91SAM7S321/32) Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Unit (DBGU) ­ 2-wire UART and Support for Debug Communication Channel interrupt, Programmable ICE , Input Change Interrupt Capability on Each I/O Line ­ Individually Programmable Open-drain, Pull-up Atmel
Original
AT91SAM7S256 AT91SAM7S128 AT91SAM7S64 6175BS-ATARM-04-Nov-05 fd4f detector brownout at91sam7s64 programmer schematic AT91SAM7S321 6175BS
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , kbytes (AT91SAM7S321/32) Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Unit (DBGU) ­ 2-wire UART and Support for Debug Communication Channel interrupt, Programmable ICE , Input Change Interrupt Capability on Each I/O Line ­ Individually Programmable Open-drain, Pull-up , VDDIO Memory Controller PIO SRAM Embedded Flash Controller PLLRC PLL XIN XOUT Atmel
Original
AT91SAM7S AT91SAM7S32 ISO7816 6175AS
Abstract: Controller ­ Embedded Flash interface, up to three programmable wait states ­ Read-optimized interface , Internal High-speed SRAM, Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash , Interrupt Controller (AIC) ­ Individually Maskable, Eight-level Priority, Vectored Interrupt Sources ­ , -bit key-protected Programmable Counter ­ Provides Reset or Interrupt Signal to the System ­ Counter May Be Stopped , Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Atmel
Original
AT91SAM7A3-AU at91sam7a3au AT91SAM7A3 atmel 832 PA31 PB12 6042DS
Abstract: â'" Four Programmable External Clock Signals Advanced Interrupt Controller (AIC) â'" Individually , Speed Memory Controller (MC) â'" Embedded Flash Controller, Abort Status and Misalignment Detection â , for Debug Communication Channel interrupt Periodic Interval Timer (PIT) â'" 20-bit Programmable , '" Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os â'" Input Change Interrupt , Output Shutdown Controller (SHDWC) â'" Programmable Shutdown Pin and Wake-up Circuitry Two 32 Atmel
Original
6042CS
Abstract: Mode ­ Four Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Controller ­ Embedded Flash interface, up to three programmable wait states ­ Prefetch buffer, buffering , (AT91SAM7X256) ­ 32 Kbytes (AT91SAM7X128) Memory Controller (MC) ­ Embedded Flash Controller, Abort Status , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
atmel 932 iso7816 sim AT91SAM7X256 UART PB30 6120CS
Abstract: Mode ­ Four Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Controller ­ Embedded Flash interface, up to three programmable wait states ­ Prefetch buffer, buffering , (AT91SAM7X256) ­ 32 Kbytes (AT91SAM7X128) Memory Controller (MC) ­ Embedded Flash Controller, Abort Status , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
AT91SAM7X256 external flash atmel 946 8 pin Flash card 6120BS
Abstract: Capabilities ­ Four Programmable External Clock Signals ­ System Timer Including Periodic Interrupt, Watchdog , for Debug Communication Channel ­ Advanced Interrupt Controller with 8-level Priority, Individually , One Fast Interrupt Source ­ Four 32-bit PIO Controllers with Up to 122 Programmable I/O Lines, Input Change Interrupt and Open-drain Capability on Each Line ­ 20-channel Peripheral Data Controller (DMA , Advanced Interrupt Controller (AIC) enhances the interrupt handling performance of the ARM920T processor Atmel
Original
BA1 U14 PB22 non-interruptible and burst and memory AT91RM9200 SDRAM AT91RM9200 block diagram AT91RM9200 ARM920TTM 16-KB ARM940TTM 1768FS
Abstract: , Standby Mode and Backup Mode ­ Four Programmable External Clock Signals Advanced Interrupt Controller , access Embedded Flash Controller ­ Embedded Flash interface, up to three programmable wait states , High-speed SRAM, Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller , -wire UART and Support for Debug Communication Channel interrupt, Programmable ICE Access Prevention , Watchdog (WDT) ­ 12-bit key-protected Programmable Counter ­ Provides Reset or Interrupt Signal to the Atmel
Original
sd card interface in arm7 AD00-AD07 376-byte 6042S PB0-PB29 PROTOCOL RS485 WITH ATMEL 6042AS
Abstract: '" Embedded Flash Controller, Abort Status and Misalignment Detection Reset Controller (RSTC) â'" Based on , Advanced Interrupt Controller (AIC) â'" Individually Maskable, Eight-level Priority, Vectored Interrupt , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) â'" 20 , Programmable Counter â'" Provides Reset or Interrupt Signals to the System â'" Counter May Be Stopped While , (AT91SAM7S32) Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os â'" Input Change Interrupt Atmel
Original
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Controller ­ Embedded Flash interface, up to three programmable wait states ­ Prefetch buffer , , Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
6070AS
Abstract: â'" Four Programmable External Clock Signals Advanced Interrupt Controller (AIC) â'" Individually , Controller â'" Embedded Flash interface, up to three programmable wait states â'" Read-optimized interface , Speed Memory Controller (MC) â'" Embedded Flash Controller, Abort Status and Misalignment Detection â , for Debug Communication Channel interrupt Periodic Interval Timer (PIT) â'" 20-bit Programmable , '" Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os â'" Input Change Interrupt Atmel
Original
Abstract: Mode ­ Four Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , ­ATARM­20-Oct-05 · Embedded Flash Controller ­ Embedded Flash interface, up to three programmable wait states ­ , (AT91SAM7XC256) ­ 32 Kbytes (AT91SAM7XC128) Memory Controller (MC) ­ Embedded Flash Controller, Abort Status , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
atmel 0940 128 bit processor schematic PA0-PA30 6209AS
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Controller ­ Embedded Flash interface, up to three programmable wait states ­ Prefetch buffer , , Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
arm at91sam7s256 ARM JTAG Programmer Schematics input id atmel at91sam7s256 AT91SAM7S256-AI 6117AS
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Controller ­ Embedded Flash interface, up to three programmable wait states ­ Prefetch buffer , , Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
free arm processor
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Embedded Flash Controller ­ Embedded Flash interface, up to three programmable wait states 12 , , Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
6070CS
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , Embedded Flash Controller ­ Embedded Flash interface, up to three programmable wait states 12 , , Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each Atmel
Original
at91sam7s256-au 6117BS
Abstract: Mode ­ Three Programmable External Clock Signals Advanced Interrupt Controller (AIC) ­ Individually , , Single-cycle Access at Maximum Speed Memory Controller (MC) ­ Embedded Flash Controller, Abort Status and , Communication Channel interrupt, Programmable ICE Access Prevention Periodic Interval Timer (PIT) ­ 20 , Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os ­ Input Change Interrupt Capability on Each , Controller PIO IRQ0-IRQ1 SRAM Embedded Flash Controller PLL XIN XOUT Address Decoder Atmel
Original
AT91SAM7S128-AI 6116AS
Abstract: internal peripherals such as its interrupt controller. The embedded FPGA is accessible from any of the , Memory Controller DSP 926 Static Memory Controller Vectored Interrupt Controller DMA , Interrupt Controller, timer, Clock Generation (PLL), System Controller, GPIO, etc. DPRAM Memories are , 926 Static Memory Controller Vectored Interrupt Controller DMA M Ethernet MAC DMA , Controller RTC 3x 10-bit DAC Convolutional Decoder Engine 16 Mbit Embedded DRAM 4x HDLC STMicroelectronics
Original
TA0317 STW22000 ST122 amba ahb master sram controller VIA ARM926 verilog for 128 bit uart ARM926TM
Showing first 20 results.