500 MILLION PARTS FROM 12000 MANUFACTURERS

Datasheet Archive - Datasheet Search Engine

 

Direct from the Manufacturer

Part Manufacturer Description PDF Samples Ordering
FLINK3V10BT-RX Texas Instruments Evaluation board for DS90C3202 Dual Pixel FPD- Link Deserializer pdf Buy
FLINK3V10BT-TX Texas Instruments Evaluation board for DS90C3201 Dual Pixel FPD- Link Serializer pdf Buy
DS90C387AVJD/NOPB Texas Instruments Dual Pixel LVDS Display Interface / FPD-Link Transmitter 100-TQFP -10 to 70 pdf Buy Buy

"DUAL pixel"

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: Te x a s DS90C187 DS90C187 In s tr u m e n ts Low Power 1.8V Dual Pixel FPD-Link (LVDS) Serializer , Serializer is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA 2048x1536@60Hz resolutions. The transmitter con­ verts up to 48 bits (Dual Pixel 24 bit color , to one channel of 4D+C LVDS data stream. In single pixel in / dual pixel out mode, the device can , pixel clock rate. In dual pixel in / dual pixel out mode, the device can drive up to QXGA ... OCR Scan
datasheet

21 pages,
379.9 Kb

DS90C187 TEXT
datasheet frame
Abstract: DS90C187 DS90C187 Low Power 1.8V Dual Pixel FPD-Link (LVDS) Serializer April 25, 2012 DS90C187 DS90C187 Low Power 1.8V Dual Pixel FPD-Link (LVDS) Serializer General Description The DS90C187 DS90C187 is a Low Power , host GPU and the Display. The DS90C187 DS90C187 Serializer is designed to support dual pixel data transmission , 48 bits (Dual Pixel 24 bit color) of 1.8V LVCMOS data into two channels of 4 data + clock (4D , converts one bank of 24 bit RGB data to one channel of 4D+C LVDS data stream. In single pixel in / dual ... Texas Instruments
Original
datasheet

20 pages,
1347.39 Kb

old ferrite ER6 SIZE LVDS display tcon DS90C187 TEXT
datasheet frame
Abstract: DS90C187 DS90C187 Low Power 1.8V Dual Pixel FPD-Link (LVDS) Serializer April 25, 2012 DS90C187 DS90C187 Low Power 1.8V Dual Pixel FPD-Link (LVDS) Serializer General Description The DS90C187 DS90C187 is a Low Power , host GPU and the Display. The DS90C187 DS90C187 Serializer is designed to support dual pixel data transmission , 48 bits (Dual Pixel 24 bit color) of 1.8V LVCMOS data into two channels of 4 data + clock (4D , converts one bank of 24 bit RGB data to one channel of 4D+C LVDS data stream. In single pixel in / dual ... Texas Instruments
Original
datasheet

21 pages,
1367.65 Kb

tcon with lvds input lvds switch lcd 7" 18-bit digital INA27 B27 QFN T-CON BOARD diagrams DS90C187 TEXT
datasheet frame
Abstract: monochrome LCD, EL, Plasma and Color TFT LCD panels. The panel types supported are: Dual panel-Double drive (DD) - 8 pixels/clock, 1 bit/pixel Dual panel-Single drive (PS) -1 pixel/clock, 6 bits/pixel - 2 , panel-Single drive (DS) Dual panel-Double drive (DD) Flat Panel Pixel Timing The 65525 can be programmed , = 11 2) Dual Panel-Single Drive 640x480 Monochrome LCD Panel 4 pixels/shift clock, 2 bits/pixel CD = , ·UH M · IHM H · ·· ·····MM · ·· ··· · m u n ir a Flat Panel Pixel Timing This section ... OCR Scan
datasheet

6 pages,
154.52 Kb

plasma 640x480 "FRC" TEXT
datasheet frame
Abstract: DS90C387/DS90CF388 DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA PRELIMINARY September 1999 DS90C387/DS90CF388 DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA General Description The DS90C387/DS90CF388 DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color , tolerance of 300ps n Dual pixel architecture supports interface to GUI and timing controller; optional ... National Semiconductor
Original
datasheet

25 pages,
454.09 Kb

DS90C387/DS90CF388 TEXT
datasheet frame
Abstract: July 2000 DS90C387/DS90CF388 DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA General Description The DS90C387/DS90CF388 DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data , (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data , intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total , time of pair-to-pair skew at receiver inputs; intra-pair skew tolerance of 300ps n Dual pixel ... National Semiconductor
Original
datasheet

25 pages,
450.02 Kb

Programmable LVDS Receiver 24-Bit RGB DS90CF388 DS90C387 AN-1059 "DUAL pixel" FLM G12 DS90C387/DS90CF388 TEXT
datasheet frame
Abstract: In, Single Pixel Out (SISO), 105MHz max ­ Single Pixel In, Dual Pixel Out (SIDO), 185MHz ­ Dual Pixel In, Dual Pixel Out (DIDO), 105MHz Supports 24 bit RGB, 48 bit RGB Optional low power mode supports 18 , the Display. The DS90C187 DS90C187 Serializer is designed to support dual pixel data transmission between Host , bits (Dual Pixel 24 bit color) of 1.8V LVCMOS data into two channels of 4 data + clock (4D+C) reduced , one bank of 24 bit RGB data to one channel of 4D+C LVDS data stream. In single pixel in / dual pixel ... Texas Instruments
Original
datasheet

27 pages,
935.12 Kb

T-CON BOARD diagrams LVDS Serializer 2560x2048 24BPP t-con lvds INA27 ina26 DS90C187 SNLS401B TEXT
datasheet frame
Abstract: April 1999 DS90C387/DS90CF388 DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA General Description The DS90C387/DS90CF388 DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data , (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data , intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total , time of pair-to-pair skew at receiver inputs; intra-pair skew tolerance of 300ps n Dual pixel ... National Semiconductor
Original
datasheet

24 pages,
451.69 Kb

DS90CF388 DS90C387 AN-1059 DS90C387/DS90CF388 TEXT
datasheet frame
Abstract: May 2000 DS90C387/DS90CF388 DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA General Description The DS90C387/DS90CF388 DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data , (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data , intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total , time of pair-to-pair skew at receiver inputs; intra-pair skew tolerance of 300ps n Dual pixel ... National Semiconductor
Original
datasheet

25 pages,
450.01 Kb

DS90CF388 DS90C387 AN-1059 DS90C387/DS90CF388 TEXT
datasheet frame
Abstract: communicate with the host system. The dual high speed LVDS channels supports single pixel in-single pixel out, single pixel in-dual pixel out, and dual pixel in-dual pixel out transmission modes. The DS90C2501 DS90C2501 , to 130 MHz clock in single pixel in to dual pixel out Support 24bit/48bit color TFT LCD with , DUAL VIM DUAL VIL DUAL High Level Input Voltage (for dual pixel in to dual pixel out). PD = VCC3V 2.0 , Level Input Voltage (for PD = VCC3V single pixel in to dual pixel out). High Level Input Voltage (for ... National Semiconductor
Original
datasheet

50 pages,
609 Kb

scaler LVDS Programmable LVDS Receiver 24-Bit RGB dual pixel lvds DS90C2501 SNLS136G TEXT
datasheet frame

Archived Files

Abstract Saved from Date Saved File Size Type Download
National P/N DS90C387A DS90C387A - Dual Pixel LVDS Display Interface Folder Dual Pixel LVDS Display Interface / FPD-Link Transmitter Generic DS90C387A DS90C387A DS90CF388A DS90CF388A Dual Pixel LVDS Display Interface FPD-Link 370 Kbytes 12-Jul-00 View Online converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data and 3 control bits into 8 LVDS (Low Voltage Differential Signalling) data streams. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 784Mbps
/datasheets/files/national/htm/nsc02887-v5.htm
National 16/08/2002 13.85 Kb HTM nsc02887-v5.htm
National P/N DS90C387 DS90C387 - +3.3V Dual Pixel LVDS Display Interface Date View Online Download Receive via Email DS90C387 DS90C387 DS90CF388 DS90CF388 Dual Pixel LVDS Email DS90C387 DS90C387 DS90CF388 DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA QXGA ( JAPANESE ) 283 /DS90CF388 /DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color
/datasheets/files/national/pf/ds90c387.html
National 17/02/2005 15.71 Kb HTML ds90c387.html
National P/N DS90C387 DS90C387 - +3.3V Dual Pixel LVDS Display Interface DS90C387 DS90C387     +3.3V Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA Generic P/N 90C387 90C387 converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential blanking intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a receiver inputs; intra-pair skew tolerance of 300ps Dual pixel architecture supports interface to GUI
/datasheets/files/national/htm/nsc03775-v2.htm
National 28/06/2001 18.4 Kb HTM nsc03775-v2.htm
National P/N DS90C387 DS90C387 - +3.3V Dual Pixel LVDS Display Interface +3.3V Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA Generic P/N 90C387 90C387 General Date View Online Download Receive via Email DS90C387 DS90C387 DS90CF388 DS90CF388 Dual Pixel LVDS Email DS90C387 DS90C387 DS90CF388 DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA QXGA ( JAPANESE ) 253 /receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to
/datasheets/files/national/htm/nsc02886-v5.htm
National 16/08/2002 19.26 Kb HTM nsc02886-v5.htm
Interface (OpenLDI) > DS90C387A DS90C387A DS90C387A DS90C387A  Product Folder Dual Pixel LVDS Download Receive via Email DS90C387A DS90C387A DS90CF388A DS90CF388A Dual Pixel LVDS Display Interface FPD-Link to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data and 3 control bits into 8 LVDS (Low Voltage Differential Signalling) data streams. At a maximum dual pixel rate of 112MHz, LVDS
/datasheets/files/national/ds90c387a.html
National 25/09/2003 10.44 Kb HTML ds90c387a.html
National P/N DS90CF388A DS90CF388A - Dual Pixel LVDS Display Interface Dual Pixel LVDS Display Interface / FPD-Link Receiver Generic P/N 90CF388A 90CF388A General Kbytes Date View Online Download Receive via Email DS90C387A DS90C387A DS90CF388A DS90CF388A Dual Pixel to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data and 3 control bits into 8
/datasheets/files/national/htm/nsc01793-v5.htm
National 01/11/2002 16.15 Kb HTM nsc01793-v5.htm
National P/N DS90C387A DS90C387A - Dual Pixel LVDS Display Interface DS90C387A DS90C387A     Dual Pixel LVDS Display Interface / FPD-Link Transmitter Generic P/N 90C387A 90C387A Description The DS90C387A/DS90CF388A DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data ) data streams. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 784Mbps, providing a interface to panels using a 'dual pixel' configuration of two 24-bit or 18-bit FPD-Link receivers. This
/datasheets/files/national/htm/nsc03776-v2.htm
National 28/06/2001 13.45 Kb HTM nsc03776-v2.htm
National P/N DS90CF388A DS90CF388A - Dual Pixel LVDS Display Interface Dual Pixel LVDS Display Interface / FPD-Link Receiver Generic P/N 90CF388A 90CF388A General Date View Online Download Receive via Email DS90C387A DS90C387A DS90CF388A DS90CF388A Dual Pixel LVDS Description The DS90C387A/DS90CF388A DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data ) data streams. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 784Mbps, providing a
/datasheets/files/national/htm/nsc02902-v5.htm
National 16/08/2002 14.12 Kb HTM nsc02902-v5.htm
National P/N DS90C387A DS90C387A - Dual Pixel LVDS Display Interface Folder Dual Pixel LVDS Display Interface / FPD-Link Transmitter Generic DS90C387A DS90C387A DS90CF388A DS90CF388A Dual Pixel LVDS Display Interface FPD-Link 416 Kbytes 7-Oct-02 View Online converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data and 3 control bits into 8 LVDS (Low Voltage Differential Signalling) data streams. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 784Mbps
/datasheets/files/national/htm/nsc01780-v5.htm
National 01/11/2002 15.88 Kb HTM nsc01780-v5.htm
National P/N DS90CF388 DS90CF388 - +3.3V Dual Pixel LVDS Display Interface Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA Generic P/N 90CF388 90CF388 General Date View Online Download Receive via Email DS90C387 DS90C387 DS90CF388 DS90CF388 Dual Pixel LVDS Email DS90C387 DS90C387 DS90CF388 DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA QXGA ( JAPANESE ) 285 /DS90CF388 /DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and
/datasheets/files/national/pf/ds90cf388.html
National 17/02/2005 14.23 Kb HTML ds90cf388.html