500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
CDCS503IPWRQ1 Texas Instruments IC PLL BASED CLOCK DRIVER, Clock Driver
EL5001IREZ Intersil Corporation 6-Channel Clock Driver; TSSOP20; Temp Range: -40° to 85°C
EL5001IREZ-T7 Intersil Corporation 6-Channel Clock Driver; TSSOP20; Temp Range: -40° to 85°C
EL5001IREZ-T13 Intersil Corporation 6-Channel Clock Driver; TSSOP20; Temp Range: -40° to 85°C
EL7232CS Intersil Corporation DUAL LINE DRIVER, PDSO8
HS9-26C31RH-Q Intersil Corporation LINE DRIVER, CDFP16

"Clock Drivers"

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: Section 4 Datasheets Section 4 Contents LOW SKEW CLOCK BUFFERS/DRIVERS 100310 Low Skew 2:8 , -to-8 Minimum Skew Clock Drivers (CMOS). CGS74CT2525/2526 1-to-8 Minimum Skew Clock Drivers (CMOS TTL Compatible). CGS74CT2527 1-to-8 Minimum Skew (450 ps) Clock , Drivers. CGS64/74B2529 1-to-10 Minimum Skew (550 ps) Clock Drivers. CGS100P2530/2531 PECL-TTL1-to-10 Minimum Skew Clock Drivers . CGS2534V -
OCR Scan
CGS74LCT2524 Clock Drivers Clock Generators generators CGS74B303 CGS74B304 CGS74B305 CGS74CT2524 CGS74B25251-
Abstract: (see Figure 2. These four clock signals are identical and are driven by four separate clock drivers , signals driven by twelve clock drivers. To minimize timing skew among the clock signals, the DIMM board , to the clock input with zero propagation delay. Since registered buffer drivers are used to buffer , input clock. To run at 100 MHz, a clock output driver must be high-drive and quiet. The output drivers , " among all clock outputs. The output drivers of Pericom's 2509A/2510A parts are carefully designed to Pericom Semiconductor
Original
ALVC162835 ALVC16334 ALVC16835 Buffered SDRAM DIMM MOTHERBOARD CIRCUIT diagram only PC MOTHERBOARD CIRCUIT diagram PC100 ALVC16835/162835 ALVC162836 ALVC16334/162334 64-MB
Abstract: Selector Guide Freescale Semiconductor, Inc. ADVANCED CLOCK DRIVERS SELECTOR GUIDE timing , Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Advanced Clock Drivers Selector , when you need to design a high performance clock tree. Advanced Clock Drivers are developed by the , by calling 1-800-521-6274. Freescale Semiconductor, Inc. Access Advanced Clock Drivers , Information On This Product, Go to: www.freescale.com ADVANCED CLOCK DRIVERS SELECTOR GUIDE Freescale Motorola
Original
lqfp 52 block diagram of diode operation MPC992 MPC974 MPC973 MPC972 SG392/D
Abstract: . Can support 66MHz or 100 MHz. The Clock driver supports 18 SDRAM clocks drivers. I2C interface to turn on/ off the clock drivers. Suitable for mobile computer applications. Can support 66MHz or 100 , turn on/off the clock drivers. PentiumII/ Desktop or single processor PC. BX chipset Spread , SDRAM clocks drivers (4 DIMM applications). I2C interface to turn on/off the clock drivers. 1/11/99 , down mode. The buffers supports up to 4 SDRAM DIMMs. I2C interface to turn on/off the clock drivers Pericom Semiconductor
Original
PI6C100 CK100 transistor clock generator of computer motherboard CKDM66- PI6C105 PI6C104 PI6C102 CKDM-66 100MH
Abstract: (ECL) and positive emitter-coupled logic (PECL) are differential I/O standards used for low skew clock , True-LVDS interface also supports a differential LVDS clock input to synchronize data transfers. APEX 20KE , and LVDS drivers. By using internal phase-locked loops (PLLs), the True-LVDS receivers and True-LVDS , skew between the data and the clock for accurate data capture. f For more information, see the , Standard, XAPP231: Multi-Drop LVDS with Virtex-E FPGAs, XAPP232: Virtex-E LVDS Drivers & Receivers Altera
Original
usb to lvds converter TRANSISTOR comparison GUIDE EP20K400E lvds standard 20 pin XAPP230 XAPP233 800-EPLD
Abstract: application note focuses on the fundamentals of clock drivers, including definitions, applications, and , of clock drivers. Although PLLs get used in many different electronic circuit applications, their , distributed thoughout the clock tree system. 802 MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA AN1939 , clock usage. 9 MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA 803 AN1939 PCLK PCLK TCLK , 33.33 MHz Figure 5. MPC9351 Clock Generator Application 804 MOTOROLA ADVANCED CLOCK DRIVERS Motorola
Original
AN1939/D AN1934/D DL207/D
Abstract: November, 2001 ABSTRACT This application note focuses on the fundamentals of clock drivers, including , locked loop or PLL is one of the fundamental elements of clock drivers. Although PLLs get used in many , MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA For More Information On This Product, Go to , nine LVCMOS level outputs for system clock usage. 9 MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA , Application 804 MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA For More Information On This Product, Go Freescale Semiconductor
Original
advantages automatic phase selector
Abstract: OUT0 GND LATCH CLOCK SERIAL_IN 16-Bit Constant Current LED Drivers -2- Preliminary , Pages: 18 16-Bit Constant Current LED Drivers with 3.3v ~ 5v Supply Voltage 9 7 1 SILICON , . DM134BDM135B 16-Bit Constant Current LED Drivers with 3.3v ~ 5v Supply Voltage General Description The DM134BDM135B are constant current drivers specifically designed for LED display applications. The , register, latches, and constant current drivers on a single Silicon CMOS chip. Features 3.3V~5V CMOS Silicon Touch Technology
Original
SP-DM134B SSOP24 QFN32 ST2221C DM134B DM135B dm134 135B-A DIP24
Abstract: , LATCHED SOURCE DRIVERS FOR -40°C TO +85°C OPERATION CLOCK A Serial Data present at the input is , Data Sheet 26182.27A 5812-F BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS FOR -40°C , control circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply , 25 LATCHES 5 6 OUT18 22 CLK 15 16 17 18 CLOCK STROBE OUT 10 , BLANKING input disables the output source drives and turns on the DMOS sink drivers. Use with TTL may Allegro MicroSystems
Original
UCQ5812EPF ALLEGRO Replacements for 6a595 TL5812 UCQ5811A UCQ5812AF/EPF OUT20 OUT19 OUT11 OUT12
Abstract: ABSTRACT This application note focuses on the fundamentals of clock drivers, including definitions , elements of clock drivers. Although PLLs get used in many different electronic circuit applications, their , distributed throughout the clock tree system. 832 FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE , system clock usage. FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA 833 AN1939 , ADVANCED CLOCK DRIVERS DEVICE DATA AN1939 Clock Drivers - The Differences The Motorola Advanced Clock Freescale Semiconductor
Original
Abstract: DEVICE SPECIFICATION 20-OUTPUT LVTTL CLOCK DRIVERS FEATURES â'¢ 20 clock outputs: - Ten or , precision low skew clock drivers with 20 outputs. These employ a clock input from a single-ended TTL or an , the clock output drivers. All outputs conform with JEDEC LVTTL levels. Applied Micro Circuits , 20-OUTPUT LVTTL CLOCK DRIVERS rSG3306/Q8-ProductSelectionGuide-â - Output Frequency with , CC 20-OUTPUT LVTTL CLOCK DRIVERS SC3306/08 Absolute Maximum Ratings Storage Temperature -
OCR Scan
SC3308 SC3306 6290 65-75Q SC330X SC330XQ-1/D
Abstract: USING THE QS5919T/QS5931T PLL CLOCK DRIVERS APPLICATION NOTE AN-227 APPLICATION NOTE AN-227 USING THE QS5919T/QS5931T PLL CLOCK DRIVERS INTRODUCTION THEORY OF OPERATION Designing high , drivers allow system designers to achieve maximum system performance by reducing clock skew to 350ps and , should be shorted.) The use of PLL clock drivers is relatively simple once the basics of the device , drivers and provide information on the value added features of IDT's PLL based clock drivers. In addition Integrated Device Technology
Original
QS5919T QS5931T s5805 AN227 QS5805 QS5919
Abstract: Low Skew CMOS PLL Clock Drivers The MC88915 Clock Driver utilizes phase-locked loop technology to , or redundancy purposes. 28-lead Pb-free package available. IDTTM / ICSTM CMOS PLL CLOCK DRIVERS 1 MC88915 REV 6 JULY 10, 2007 MC88915 LOW SKEW CMOS PLL CLOCK DRIVERS RST VCC Q5 GND Q4 , IDTTM / ICSTM CMOS PLL CLOCK DRIVERS Function Power and ground pins (note pins 8 and 10 are , CMOS PLL CLOCK DRIVERS LOCK FEEDBACK SYNC (0) 0 SYNC (1) 1 M U X PHASE/FREQ Integrated Device Technology
Original
FN55 MC68040 MC88915FN55 MC88915FN70 MC88915T 199707558G
Abstract: CONFERENCE PAPER CP-19 DESIGNING WITH HIGH SPEED CLOCK DRIVERS Integrated Device Technology , HIGH SPEED CLOCK DRIVERS CONFERENCE PAPER CP-19 By using clock drivers or other components with tight skew specifications (similar to IDT's Clock Drivers or Double Density Family) the uncertainty in , Decreases the Available Time During the Clock Cycle 2 DESIGNING WITH HIGH SPEED CLOCK DRIVERS , systems. 3 DESIGNING WITH HIGH SPEED CLOCK DRIVERS CONFERENCE PAPER CP-19 Volts possibly Integrated Device Technology
Original
AN118 AN117 74FCT807T AN50 idt49c805 resistor 6 OHM IDT49C805/6
Abstract: USING THE QS5919T/QS5931T PLL CLOCK DRIVERS APPLICATION NOTE AN-227 APPLICATION NOTE AN-227 USING THE QS5919T/QS5931T PLL CLOCK DRIVERS INTRODUCTION THEORY OF OPERATION Designing high , drivers allow system designers to achieve maximum system performance by reducing clock skew to 350ps and , should be shorted.) The use of PLL clock drivers is relatively simple once the basics of the device , drivers and provide information on the value added features of IDT's PLL based clock drivers. In addition Integrated Device Technology
Original
MOTOROLA IC PLL zero cros circuit
Abstract: -BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS CLOCK A B DATA IN Serial Data , Data Sheet 26182.26B 5812-F BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH , circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply current , 16 17 18 CLOCK STROBE OUT 10 OUT9 OUT 8 ST 14 GROUND 19 12 11 , on the DMOS sink drivers. Use with TTL may require the use of appropriate pull-up resistors to Allegro MicroSystems
Original
UCN5812EPF UCN5812AF UCN5811A UCN5812A UCN5818AF unipolar stepper motor 6812 UCN5812AF/EPF UCN5812A/EP PP-059-1 6A595 6B595
Abstract: best and tightest characteristics of any PLL driver, Pericom's collection of Zero Delay Clock Drivers , Zero Delay PLL Clock Drivers The application described above uses a non zero delay clock buffer such , receive the clock at the same time the processor does. Zero Delay PLL drivers can provide the necessary , Clock Drivers can significantly reduce the performance. Pericom Application Note16 recommends using , designer can create a Thirteen output Zero Delay Clock driver. Another big advantage of the PLL drivers Pericom Semiconductor
Original
PI6C2501 PI6C2509A PI6C2510A 2509Q AM85C30 PI6C9930 PI6C2308A PI6C5932
Abstract: CURRENT LED DRIVERS Version:1.33 Page 2 ST2221A Timing Diagram 5V CLOCK 0V 5V , VDD CLOCK, SERIAL-IN GND 8-BIT CONSTANT CURRENT LED DRIVERS GND 4. SERIAL-OUT terminal , 8-Bit CONSTANT CURRENT LED DRIVERS ST2221A ST2221A 8-Bit CONSTANT CURRENT LED DRIVERS General Description The ST2221A is specifically designed for LED and LED DISPLAY constant current drivers , include an 8-bit shift registers, latches, and constant current drivers on a single Silicon CMOS chip Silicon Touch Technology
Original
ST2221A-1 SSOP16 ST2221A-2 ST2221A-3 SSOP-16 ST2221 PDIP16 63MAX
Abstract: , LATCHED SOURCE DRIVERS FOR -40°C TO +85°C OPERATION CLOCK A Serial Data present at the input is , Data Sheet 26182.27B 5812-F BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS FOR -40°C , control circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply , BLANKING input disables the output source drives and turns on the DMOS sink drivers. Use with TTL may , 15 16 17 18 OUT11 BLANKING GROUND CLOCK STROBE OUT 10 OUT9 en W em Allegro MicroSystems
Original
UCQ5810AF/LWF UCQ5818AF/EPF 5810-F 5818-F 6B273 6A259
Abstract: . www.allegromicro.com 5812-F 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS CLOCK A , Data Sheet 26182.26C 5812-F BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH , circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply current , 22 CLK 15 16 17 18 CLOCK STROBE OUT 10 OUT9 OUT 8 ST 14 GROUND , BLANKING input disables the output source drives and turns on the DMOS sink drivers. Use with TTL may Allegro MicroSystems
Original
8 BIT DECODER 6B259
Showing first 20 results.