500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Direct from the Manufacturer

Part Manufacturer Description PDF & SAMPLES
ISL6117CBZA Intersil Corporation Power Distribution Controllers; SOIC8; Temp Range: 0° to 70°
HIP1012ACBZA-T Intersil Corporation Dual Power Distribution Controller; SOIC14; Temp Range: 0° to 70°
ISL6161IBZA Intersil Corporation Dual Power Distribution Controller; SOIC14; Temp Range: See Datasheet
ISL6117CBZA-T Intersil Corporation Power Distribution Controllers; SOIC8; Temp Range: 0° to 70°
ISL6115AEVAL1Z Intersil Corporation Eval Kit for ISL6115A 12V Power Distribution Controller
ISL6115CBZA Intersil Corporation Power Distribution Controllers; SOIC8; Temp Range: 0° to 70°

"Clock Distribution" IDT

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: TCXO_INA ±100mVpp OUT7 OUT8 MUX 3 SEL IDT® CLOCK DISTRIBUTION CIRCUIT GND 1 , ground. IDT® CLOCK DISTRIBUTION CIRCUIT Pin Description 2 IDT6P30006A REV D 061711 , TCXO input. 24 VDD Power Connect to +1.8 V. IDT® CLOCK DISTRIBUTION CIRCUIT Pin , the write address D2(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) sends the data byte count = X IDT clock will Integrated Device Technology
Original
IDT TOP SIDE package marking p36AG p36agi
Abstract: MUX VDDO1 PWRCTRL_CLK1 VDDO2 PWRCTRL_CLK2 2 GND IDT® CLOCK DISTRIBUTION CIRCUIT 1 , disabled. 15 OUT2B Output Buffered LVDS output. Outputs tri-state when disabled. IDT® CLOCK , . 24 VDDO1 Power Connect to +3.0 V. IDT® CLOCK DISTRIBUTION CIRCUIT Pin Description 3 , ) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) sends the data byte count = X IDT clock will acknowledge Controller (host Integrated Device Technology
Original
IDT6T39007A
Abstract: '¢ â'¢ Controller (host) sends a start bit Controller (host) sends the write address D2(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) sends the data byte count = X IDT clock will acknowledge Controller (host) starts sending Byte N through Byte N + X - 1 (see Note 2) IDT clock will acknowledge each byte one at a , Controller (host) sends the write address D2(H) IDT clock will acknowledge Controller (host) sends the Integrated Device Technology
Original
Abstract: the write address D2(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) sends the data byte count = X IDT clock will acknowledge Controller (host) starts sending Byte N through Byte N + X - 1 (see Note 2) IDT clock will , a start bit Controller (host) sends the write address D2(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) will send a Integrated Device Technology
Original
Abstract: ) sends a start bit Controller (host) sends the write address D4(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) sends the data byte count = X IDT clock will acknowledge Controller (host) starts sending Byte N through Byte N + X - 1 (see Note 2) IDT clock will acknowledge each byte one at a time Controller (host , write address D4(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N Integrated Device Technology
Original
Abstract: Solutions from IDT. The ICS85108I CLK, nCLK pair can accept most differential input levels and translates , . Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice. IDT TM / ICSTM 0.7V HCSL CLOCK DISTRIBUTION CHIP 1 ICS85108AGI REV. A SEPTEMBER , Information section "Wiring the Differential Input to Accept Single Ended Levels". IDT TM / ICSTM 0.7V HCSL , . IDT TM / ICSTM 0.7V HCSL CLOCK DISTRIBUTION CHIP 3 ICS85108AGI REV. A SEPTEMBER 14, 2007 Integrated Device Technology
Original
ics85108 1229C 4771m ICS85108AGILF 500MH 173-MI 199707558G
Abstract: address D4(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) sends the data byte count = X IDT clock will acknowledge Controller (host) starts sending Byte N through Byte N + X - 1 (see Note 2) IDT clock will acknowledge each , bit Controller (host) sends the write address D4(H) IDT clock will acknowledge Controller (host) sends the beginning byte location =N IDT clock will acknowledge Controller (host) will send a separate Integrated Device Technology
Original
6T39007ANLGI8
Abstract: Performance Clock Solutions from IDT. The ICS85108I CLK, nCLK pair can accept most differential input levels , . For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter LVHSTL , IDT HiPerClockS LVHSTL Driver HiPerClockS Input LVPECL R2 50 R1 50 R2 50 R2 50 Figure 2A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter HiPerClockS LVHSTL Driver , presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT Integrated Device Technology
Original
173-MIL 85108AGILF
Abstract: CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS Integrated Device Technology, Inc. APPLICATION NOTE AN-82 CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK , problem. To address this problem IDT has developed the IDT49FCT805 and IDT49FCT806 guaranteed skew clock , . Output Skew tSK(O) Schematic and Timing Diagram The IDT logo is a registered trademark of Integrated , SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS APPLICATION NOTE AN-82 all have an effect on Integrated Device Technology
Original
49FCT805A 49FCT806 IDT49FCT805A IDT74FCT244A transistor x1 IDT49FCT805/806 AN-49
Abstract: IDT. The ICS85408I CLK, nCLK pair can accept most differential input levels and translates them to , IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor , = 50 nCLK Zo = 50 nCLK HiPerClockS Input LVHSTL R1 50 IDT HiPerClockS LVHSTL , /nCLK Input Driven by an IDT Open Emitter HiPerClockS LVHSTL Driver Figure 2B. HiPerClockS CLK/nCLK , presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT Integrated Device Technology
Original
SN65LVDS104 700MH
Abstract: IDT. The ICS85408 CLK, nCLK pair can accept most differential input levels and translates them to , requirements. For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter LVHSTL , Input LVHSTL R1 50 IDT HiPerClockS LVHSTL Driver HiPerClockS Input LVPECL R2 50 R1 50 R2 50 R2 50 2A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter , presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT Integrated Device Technology
Original
ICS85408BG ICS85408BGLF
Abstract: Technical Support netcom@idt.com +480-763-2056 DISCLAIMER Integrated Device Technology, Inc. (IDT) and , any time and at IDT's sole discretion. All information in this document, including descriptions of , limited to, the suitability of IDT's products for any particular purpose, an implied warranty of , only as a guide and does not convey any license under intellectual property rights of IDT or any third parties. IDT's products are not intended for use in applications involving extreme environmental Integrated Device Technology
Original
MPC940L MPC9109 32-LEAD
Abstract: CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS ® Integrated Device Technology, Inc. APPLICATION NOTE-82 CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK , system which minimizes skew is not a trivial problem. To address this problem IDT has developed the , , Inc. 1 CLOCK DISTRIBUTION SIMPLIFIED WITH IDT GUARANTEED SKEW CLOCK DRIVERS APPLICATION , device, IDT has designed the IDT49FCT805 and IDT49FCT806 clock drivers. These clock drivers are designed Integrated Device Technology
Original
Abstract: APPLICATION NOTE AN-150 CLOCK AND SIGNAL DISTRIBUTION USING IDT CLOCK BUFFERS APPLICATION NOTE AN-150 CLOCK AND SIGNAL DISTRIBUTION USING IDT CLOCK BUFFERS INTRODUCTION TABLE OF , , integrity of the clock signal is important. Thus information on the characteristics of IDT clock buffers are provided in this application note. IDT has a family of low skew clock distribution chips. This application note discusses both IDT clock buffer characteristics and general clock distribution issues Integrated Device Technology
Original
FCT805 FCT3805 FCT807T AN-155
Abstract: CLOCK AND SIGNAL DISTRIBUTION USING IDT CLOCK BUFFERS APPLICATION NOTE AN-150 Integrated , , integrity of the clock signal is important. Thus information on the characteristics of IDT clock buffers are provided in this application note. IDT has a family of low skew clock distribution chips. This application note discusses both IDT clock buffer characteristics and general clock distribution issues. Information on IDT's phase-lock loop-based clock distribution chips can be found in specific datasheets and Integrated Device Technology
Original
c 3807 ttl cmos advantages disadvantages idt 3805 TRANSISTOR C 3807
Abstract: APPLICATION NOTE IDT CLOCK BUFFERS OFFER ULTRA LOW ADDITIVE PHASE JITTER From the Computing and , reliability. This application note briefly explains the theory behind measuring additive phase noise for IDT clock buffers and summarizes the additive phase jitter results for several widely used IDT clock , and timing budgets for their application. IDT has a large variety of low skew clock distribution devices to meet all your application needs. Figure 1 shows a typical set top box application where an IDT Integrated Device Technology
Original
ICS524 PN9000 Clock Buffers ICS553 PN9000 additive noise IDT74FCT3807 Digitizing pn9000
Abstract: from IDT. The ICS85408 CLK, nCLK pair can accept most differential input levels and translates them , . For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter LVHSTL , 50â"¦ nCLK HiPerClockS Input LVHSTL R1 50 IDT HiPerClockS LVHSTL Driver HiPerClockS , IDT Open Emitter HiPerClockS LVHSTL Driver Figure 2B. HiPerClockS CLK/nCLK Input Driven by a 3.3V , accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use Integrated Device Technology
Original
Abstract: Performance Clock Solutions from IDT. The ICS85108I CLK, nCLK pair can accept most differential input levels , requirements. For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter , LVHSTL R1 50 IDT HiPerClockS LVHSTL Driver HiPerClockS Input LVPECL R2 50 R1 50 R2 50 R2 50 Figure 2A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter HiPerClockS , reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the Integrated Device Technology
Original
Abstract: +480-763-2056 DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to , not convey any license under intellectual property rights of IDT or any third parties. IDTâ'™s , support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT. Integrated Device Integrated Device Technology
Original
Abstract: Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or , of IDT or any third parties. IDTâ'™s products are not intended for use in applications involving , malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT. Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT Integrated Device Technology
Original
MPC942P MPC942 MPC942C 250MH
Showing first 20 results.