500 MILLION PARTS FROM 12000 MANUFACTURERS

DATASHEET SEARCH ENGINE

Search Stock

Shift+Click on the column header for multi-column sorting 
Part
Manufacturer
Supplier
Stock
Best Price
Price Each
Ordering
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Avnet Stock : 1,250 Best Price : $0.5039 Price Each : $0.6315
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Avnet Stock : - Best Price : $0.5234 Price Each : $0.7042
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Avnet Stock : - Best Price : €0.5477 Price Each : €0.8520
Part : LM94023BITMX/NOPB Supplier : Texas Instruments Manufacturer : Avnet Stock : - Best Price : $0.4375 Price Each : $0.50
Part : LM94023BITMX/NOPB Supplier : Texas Instruments Manufacturer : Avnet Stock : - Best Price : $0.4505 Price Each : $0.5654
Part : LM94023BITMX/NOPB Supplier : Texas Instruments Manufacturer : Avnet Stock : - Best Price : €0.4756 Price Each : €0.7398
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Newark element14 Stock : 51 Best Price : $0.4540 Price Each : $0.4540
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Texas Instruments Stock : 2,691 Best Price : $1.27 Price Each : $1.27
Part : ICL7663BITV Supplier : Maxim Integrated Products Manufacturer : Rochester Electronics Stock : 385 Best Price : $3.65 Price Each : $4.49
Part : LM94023BITME/NOPB Supplier : National Semiconductor Manufacturer : Rochester Electronics Stock : 1,309 Best Price : $0.62 Price Each : $0.76
Part : LM94023BITMX/NOPB Supplier : National Semiconductor Manufacturer : Rochester Electronics Stock : 9,000 Best Price : $0.53 Price Each : $0.65
Part : APL5312-33BI-TRG Supplier : Anpec Electronics Manufacturer : Bristol Electronics Stock : 1,884 Best Price : - Price Each : -
Part : APL5312-33BI-TRL Supplier : Anpec Electronics Manufacturer : Bristol Electronics Stock : 650 Best Price : - Price Each : -
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Ameya Holding Stock : - Best Price : - Price Each : -
Part : LM94023BITMX/NOPB Supplier : Texas Instruments Manufacturer : Ameya Holding Stock : - Best Price : - Price Each : -
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Chip1Stop Stock : 390 Best Price : $0.7519 Price Each : $1.1517
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Chip1Stop Stock : 250 Best Price : $0.6495 Price Each : $0.6495
Part : LM94023BITME/NOPB Supplier : Texas Instruments Manufacturer : Farnell element14 Stock : 173 Best Price : £0.6940 Price Each : £1.50
Shipping cost not included. Currency conversions are estimated. 

"3bit correction"

Catalog Datasheet MFG & Type PDF Document Tags
Abstract: -bit architecture using three individual 3-bit stages with error correction. The article also describes a fast , INPUT RESIDUE SIGNAL + SAMPLE AND HOLD N1-BIT (3-BIT) SADC N1-BIT (3-BIT) SDAC ­ G N2-BIT (3-BIT) SADC SAMPLING CLOCK CONTROL OUTPUT REGISTER N2 LSBs (3) N1 MSBs , sample-and-hold (SHA) is digitized by the first-stage 3-bit sub-ADC (SADC)-a flash converter. The coarse 3-bit MSB conversion is then converted back to an analog signal using a 3-bit sub-DAC (SDAC). The SDAC -
Original
esaki Diode TUNNEL DIODE detail of half adder ic SCHINDLER MT-021 MOD-815 MT-024 MT-020 50MSPS AD9042
Abstract: , block diagram, component accuracy, digital error correction, archecture comparison, ADCs, converters , performance characteristics such as architecture, latency, digital error correction, component accuracy, and , ADC with four 3-bit stages (each stage resolves two bits). In this schematic, the analog input, VIN , quantizes it to three bits. The 3-bit output is then fed to a 3-bit DAC (accurate to about 12 bits), and , latency in a pipelined ADC. Digital Error Correction Most modern pipelined ADCs employ a technique Maxim Integrated Products
Original
MAX1200 MAX1201 MAX1205 MAX1425 MAX1426 MAX1444 2-bit flash adc ultrasonic adc dac Digital Comparator for flash ADC MAX1446
Abstract: ) D8 D7 D6 3-Bit Flash (MSB) 3-Bit DAC Error Correction Logic Output Latch And , the digital error correction logic and used in calculation of the lower significant bits. THEORY OF OPERATION The SPT7870 is uses a two stage subranging architecture incorporating a 3-bit flash , correction logic combines the results of both stages to produce a 10-bit data conversion digital output. The error correction logic incorporates a proprietary scheme for compensation of any internal offset -
Original
SPT7870SCJ SPT7870SCQ SPT7870SCU 10-BIT MIL-STD-883
Abstract: ) D8 D7 D6 3-Bit Flash (MSB) 3-Bit DAC Error Correction Logic Output Latch And , digital error correction logic and used in calculation of the lower significant bits. THEORY OF OPERATION The SPT7871 is uses a two stage subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic , correction logic incorporates a proprietary scheme for compensation of any internal offset and gain errors -
Original
SPT7871SCJ SPT7871SCQ SPT7871SCU
Abstract: Diagram THEORY OF OPERATION The SPT7870 is uses a two stage subranging architecture incorporating a 3-bit , correction logic combines the results of both stages to produce a 10-bit data conversion digital output. The analog signal is input directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC used to set the second stage voltage reference level. The 3-bit result from the flash conversion is input to the digital error correction logic and used in calculation of the -
OCR Scan
SPTT870 002C1D5
Abstract: architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results of both stages to produce a 10-bit data conversion digital output. The analog signal Is input directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC used to set the second stage voltage reference level. The 3-bit result from the flash conversion is input to the digital error correction logic and -
OCR Scan
TMS 2370 2clg Vr010 00DSTD7
Abstract: subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results of both stages to pro , signal is input directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC used to set the second stage voltage reference level. The 3-bit result from the flash conversion is input to the digital error correction logic and used in calculation of the upper -
OCR Scan
Abstract: BW1237X FUNCTIONAL BLOCK DIAGRAM VDDA AINT VSSA VBB 3-bit MDAC SAH AINC VDDD VSSD UDF 3-bit MDAC DO[0] (LSB) DO[1] DO[2] 3-bit MDAC 3-bit MDAC 3-bit MDAC DO[3] DO[4] DO[5] CLK 3-bit 3-bit 4-bit DO[6] DO[7] (MSB) STBY Digital , from the rising edge of the external clock, which is fed to the first 3-bit flash ADC, and the first multiplying DAC (MDAC). The first MDAC reconstructs a voltage corresponding to the first 3bit flash ADC Samsung Electronics
Original
3bit flash adc block diagram of ultrasound scanner 0.35Um Flash-ADC udf.3 30MSPS
Abstract: and temperature correction. The MAX1457 is a low-cost/high-performance signal conditioner that in addition to temperature correction, it linearizes a sensor output by establishing 120 piecewise-linear , temperature correction. The high-end device (MAX1457) linearizes a sensor output by establishing 120 , drift of these parameters by adding four 12-bit digital-to-analog converters (DACs); one coarse 3-bit , and gain, and one coarse-offset 3-bit DAC (Figure 1). Its analog output can be scaled from 0.5V to Maxim Integrated Products
Original
REF02 MAX1452 MAX1458 AN695 strain gauge sensor microcontroller 93C66 national semiconductor AN-695 MAX1460 MAX1455 APP695
Abstract: level. The 3-bit result from the flash conversion is input to the digital error correction logic and , VIN T/H 8-Bit Folder ADC (LSB) D9 (MSB) D8 D7 3-Bit Flash (MSB) 3-Bit DAC Error Correction Logic Output Latches and Buffers (TTL) D6 D5 D4 D3 D2 Internal +1.0 V , subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results of both stages to produce a CADEKA Microcircuits
Original
SPT7871SIQ Ladder 3-bit
Abstract: T/H VIN T/H 8-Bit Folder ADC (LSB) D9 (MSB) D8 D7 D6 3-Bit Flash (MSB) 3-Bit DAC Error Correction Logic Output Latch And Buffers D5 D4 D3 D2 Internal +1.0 V , figure 2. THEORY OF OPERATION The SPT7870 uses a two stage subranging architecture incorporating a 3-bit , correction logic combines the results of both stages to produce a 10-bit data conversion digital output , pickup. The analog signal is input directly to the 3-bit flash converter which performs a 3-bit Signal Processing Technologies
Original
SPT7870SIQ
Abstract: ) Analog Input T/H VIN T/H 8-Bit Folder ADC (LSB) D9 (MSB) D8 D7 3-Bit Flash (MSB) 3-Bit DAC Error Correction Logic Output Latches and Buffers (TTL) D6 D5 D4 D3 , level. The 3-bit result from the flash conversion is input to the digital error correction logic and , architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results of both stages to produce a 10 Signal Processing Technologies
Original
Abstract: level. The 3-bit result from the flash conversion is input to the digital error correction logic and , VIN T/H 8-Bit Folder ADC (LSB) D9 (MSB) D8 D7 3-Bit Flash (MSB) 3-Bit DAC Error Correction Logic Output Latches and Buffers (TTL) D6 D5 D4 D3 D2 Internal +1.0 V , subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results of both stages to produce a Fairchild Semiconductor
Original
Abstract: OPERATION The SPT7871 is uses a two stage subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8 -bit interpolating folder conversion stage. Digital error correction logic , is input directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC used to set the second stage voltage reference level. The 3-bit result from the flash conversion is input to the digital error correction logic and used in calculation of the upper most -
OCR Scan
LN 358 n 00G351D
Abstract: incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results of both stages to pro duce a 10-bit data conversion digital output. The analog signal is input directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC used to set the second stage voltage reference level. The 3-bit result from the flash conversion is input to the digital error correction logic and used in calculation -
OCR Scan
oq 0051
Abstract: range. BLOCK DIAGRAM Analog Input 3-Bit Flash (MSB) 3-Bit DAC 8-Bit Folder ADC (LSB) Error Correction Logic Internal + 1.0 V Reference Reference < Ladder Internal -1.0 V Reference Timing and , SPT7871 is uses a two stage subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the , directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC -
OCR Scan
SPT7871SIJ pt 4115 EQUIVALENT SPI737
Abstract: the rising edge of the CLK. The analog signal is input directly to the 3-bit flash converter which performs a 3-bit conversion and in turn drives an internal DAC used to set the second stage voltage reference level. The 3-bit result from the flash conversion is input to the digital error correction logic , INPUTS The SPT7871 is uses a two stage subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic -
OCR Scan
Abstract: capacitance-to-digital conversion and sensor-specific correction of capacitive sensor signals. Digital compensation of , processor running a correction algorithm with calibration coefficients stored in a non-volatile EEPROM , (using 3-bit reference and 3-bit offset capacitances). It is compatible with both single capacitive , Correction Control & Math Correction MUX (Optional ) SCL/SCLK Ready PDM PDM I2C C/A C0 Zentrum Mikroelektronik Dresden
Original
ZMD31210 TSSOP14 ZMDI TSSOP14 capacitive sensor PDMC load cell sensor ZMD31210BIG1-R
Abstract: 4-BIT 4-BIT ADC DAC 3-BIT 3-BIT ADC DAC 4 3 BUFFER REGISTERS AND ERROR CORRECTION , . A simple 3-bit capacitor DAC is shown in Figure 3.4. The switches are shown in the track, or sample , connected to ground, and the converter is ready for another cycle. 3-BIT SWITCHED CAPACITOR DAC BIT1 , LSB capacitor (C/4 in the case of the 3-bit DAC) is required to make the total value of the capacitor , -BIT DAC 6 7-BIT ADC BUFFER REGISTER 7 6 ERROR CORRECTION LOGIC 12 OUTPUT REGISTERS Analog Devices
Original
AD77xx-series AD1853 walt Kester sensor AD1877 AD7725 AD77xx-series audio 150MSPS
Abstract: versions. BLOCK DIAGRAM Analog Input 3-Bit Flash (MSB) Internal +1.0 V Reference Reference < Ladder . Internal -1.0 V Reference 8-Blt Folder ADC (LSB) Error Correction Logic Timing and Control MINV LINV , uses a two stage subranging architecture incorporating a 3-bit flash MSB conversion stage followed by an 8-bit interpolating folder conversion stage. Digital error correction logic combines the results , directly to the 3-bit flash converter which performs a 3-bit conversion and inturndrives an internal DAC -
OCR Scan
SPT7870SIJ
Showing first 20 results.