Search Stock
Shift+Click on the column header for multicolumn sorting
Part 
Manufacturer 
Supplier 
Stock 
Best Price 
Price Each 
Ordering 

Part : AD44PL16BIT  Supplier : Ice Technology  Manufacturer : Newark element14  Stock :   Best Price :   Price Each :  

Part : TR16BITINELLOCKRING  Supplier : TE Connectivity  Manufacturer : Heilind Electronics  Stock :   Best Price :   Price Each :  

Part : TR16BITINELLOCKRING  Supplier : TE Connectivity  Manufacturer : Interstate Connecting Components  Stock :   Best Price :   Price Each :  

Part : TR16BITINELLOCKRING  Supplier : TE Connectivity  Manufacturer : Master Electronics  Stock : 1  Best Price : $21.29  Price Each : $28.01 

Part : TR16BITINELLOCKRING  Supplier : TE Connectivity  Manufacturer : Sager  Stock :   Best Price : $25.05  Price Each : $33.60 

Shipping cost not included. Currency conversions are estimated. 
"16 bit floating point"
Catalog Datasheet  MFG & Type  Document Tags  

Abstract: Function ; ; FLO24 16 bit integer to 24 bit floating point conversion ; ; Timing: RND , INT24 72 77 77 24 bit floating point to 16 bit integer conversion Timing: RND 0 1 , . ; Routine VERSION 1.14 ; FLO24 ; ; Function 16 bit integer to 24 bit floating point , ; ; ; 1 46 46 SAT ; INT24 ; ; 24 bit floating point to 16 bit integer conversion , carry bit, is employed in this library of floating point routines. Nearest neighbor rounding with one 
Microchip Technology Original 

AN575 FLO32 FPA24 FPD32 integer and floating point numbers IEEE754 IEEE754 PIC16/17 10F1C 
Abstract: 6 Position Control  Point to Point . . . . . . . . . . . . . . . . . B7 Position Control  Auxiliary . . . , Revision Module's minor firmware revision number Publication 1756UM522BENP  February 2003 16 , Communication protocol. Drive Communication Protocol Drive Communication is a point to point serial link , Communication) Point/Feedback Data Exchange" to transfer data. The Drive Module sends set point data to the , processor have synchronized communications, normal Set Point/Feedback data transfer can begin 
AllenBradley Original 

1756DMD30 1756DMF30 1756PA75R A 1756DMAF 1756DMCF010 ac motor speed control with scr 1756DMCF003 
Abstract: , signed 32bit fixed point numbers, character strings, memory arrays, and 8 or 16 bit operands. The application designer who needs floating point or signed 32bit support in a program running on a NEURON CHIP , operations available in the floating point and signed 32bit fixed point packages are:      , floating point, 32bit fixed point, string, memory array or byte packages respectively. #include #include , structure that represents a floating point number in IEEE754 single precision format. This has one sign bit 
Echelon Original 

al298 AL299 AL294 Al295 AL284 AL289 EB175 
Abstract: floating point number to the corresponding 16bit integer. The number returned from the function is usually , 16bit number can be converted to floating point format. A fixedpoint format assumes that the decimal point is located after the least significant bit (lsb) of the operand. The floating point , ;* ; Integer to Floating Point Representation conversion routine. ; Parameter A = (A1, A2)  16 bit , A2 Note: S is sign bit. Figure 2. Byte Representation of the Floating Point Number To 
ZiLOG Original 

TN0004 IEEE 754 ieee floating point TN0001 TN0001010603 TN0002 TN0003 
Abstract: , performs conversion of a floating point number to the corresponding 16bit integer. The number returned , point representation. Any 16bit number can be converted to floating point format. A fixedpoint format , ;* ; Integer to Floating Point Representation conversion routine. ; Parameter A = (A1, A2)  16 bit , floating point mantissa is at the left of its most significant bit. Conversion is performed by means of , ;* ; Floating Point to Integer conversion routine. ; Parameter A = (AE, A0, A1, A2)  32 bit float 
ZiLOG Original 

ZAP0001011201 ZAP0002 ZAP0003 ZAP0004 
Abstract: Conversion from the 16bit Integer to Floating Point Function call  void matrix_conv_int16_to_float (int , signed integer matrix A into the single precision floating point matrix B. Algorithm  Each 16bit , Matrix Conversion from the Floating Point to the . 14 7.14 Matrix Conversion from Floating Point to 32bit , matrix A into the single precision floating point matrix B. Algorithm  Each 32bit signed integer , Point to the 16bit Integer Function call  void matrix_conv_float_to_int16 (float* Aptr, int* Bptr 
Freescale Semiconductor Original 

AN3807 MPC5500 3x3 matrix 
Abstract: w/builtin PMMU and FPU TBD 1Q91 6888116 IB 32Bit Floating Point Coprocessor 68 ZA YC 6888120 IB 32Bit Floating Point Coprocessor 68 ZA YC 6888216 IB Enhanced 16 MHz 32Bit Floating Point Coprocessor 68 ZA 2Q90 6888220 IB Enhanced 20 MHz 32Bit Floating Point Coprocessor 68 ZA 2Q90 6888225 IB Enhanced 25 MHz 32Bit Floating Point Coprocessor 68 ZA 2Q90 6888233 IB Enhanced 33 MHz 32Bit Floating Point Coprocessor 68 ZA 2Q90 68HC0008 IB 16Bit external/32Bit internal HCMOS MPU 64 XA 
 OCR Scan 

68A09 68A21 68B21 68A488 68A50 68b50 68b09 Motorola 68A09 motorola 6809 8 bit Instruction set 68hc811e2 32BIT MILSTD883C 68B09 
Abstract: FLOATING POINT ARITHMETIC WITH XA SIGN 1bit This application note is intended to implement Single , . FPSUB Division of two SP floating point numbers. 3. MANTISSA  This is a 23bit field , 32bit IEEE Floating Point: 3. Microprocessor System Design Concepts, Nikitas A. Alexandridis , assumed two floating point numbers F1 & F2 are in IEEE format Format : Fn = fpnh (s.e7:0.m22:16) + fpnl , MICROCONTROLLER PRODUCTS AN701 SP floating point math with XA Author: Santanu Roy Philips 
Philips Semiconductors Original 

3F80 0M22 
Abstract: FLOATING POINT ARITHMETIC WITH XA SIGN 1bit This application note is intended to implement Single , . FPSUB Division of two SP floating point numbers. 3. MANTISSA  This is a 23bit field , 32bit IEEE Floating Point: 3. Microprocessor System Design Concepts, Nikitas A. Alexandridis , assumed two floating point numbers F1 & F2 are in IEEE format Format : Fn = fpnh (s.e7:0.m22:16) + fpnl , MICROCONTROLLER PRODUCTS AN701 SP floating point math with XA Author: Santanu Roy Philips 
Philips Semiconductors Original 

ieee 32 bit floating point multiplier 
Abstract: . FPSUB Division of two SP floating point numbers. 3. MANTISSA  This is a 23bit field , ). Normalized Mantissa bits (23), e.g., convert 1.0 to a 32bit IEEE Floating Point: 3 , assumed two floating point numbers F1 & F2 are in IEEE format Format : Fn = fpnh (s.e7:0.m22:16) + fpnl , Philips Semiconductors Application note SP floating point math with XA AN701 Author: Santanu Roy, MCO Applications Group, Sunnyvale, California IEEE SINGLE PRECISION FLOATING POINT 
Philips Semiconductors Original 

EXCESS127 
Abstract: generation · 32/64bit floating point reciprocal, absolute value, compares, and 1/sqrt operations · 32 to 64bit floating point conversions M Unit · 16 x 16bit fixed point multiplies · 24 x 24bit fixed point multiplies · 32 x 32bit fixed point multiplies · 32 x 32bit single precision floating point , arithmetic and compare operations · 32/64bit floating point arithmetic and compare operations (IEEE single and double precision) · 32bit fixed point logical operations L Unit (continued) · Fixed/floating 
Texas Instruments Original 

C67x Architecture of TMS320C67X Lddw convert 24bit to 40bit architecture tms320c6x Mpy24 TMS320C67 TMS320C6 TMS320C62 MPY24 MPY24H SPRV034 
Abstract: integer Convert floating point to unsigned integer with round to zero  Join two 16bit integers , Floating point absolute value Floating point add Floating point add and subtract Clear floating point register Floating point compare Floating point graphics compare Floating point magnitude compare Floating point copy sign Extract mantissa Extract integer Convert integer to floating point Unsigned integer to floating point Extract integer Floating point multiply Floating point multiply and add 
Motorola Original 

DSP96002 DSP96000 DSP96KCC 
Abstract: precision ALU data rate (ECL) 100 MIPS integer data rate (ECL) Six data formats 64bit floating point (DEC and IEEE) 32bit floating point (DEC and IEEE) 64bit integer (fixed point) 32bit integer (fixed , comprise BIT'S family of high performance singlechip floating point processors: The B2130 has a TTL , in test features include scan paths through all registers. 72 V BIT SingleChip Floating Point , multiplications and integer multiplications for 8, 16 and 32bit integers. The DIV/SQRT block performs floating 
 OCR Scan 

B3130 B4130 B41301 51 ti jbr TI31 I321 B2130/B3130/B41301 B2110A/B2120A B3110A/B3120A 
Abstract: ) with 32Bit Floating Point Unit, Plus four 32Bit Fixed Point Parallel DSPs (PPs), 50 Kbytes fast , ) KGD 40 MFLOPS, 32Bit Floating Point DSP, 4K ROM,21K word RAM, 64 word Cache, two Serial Ports, two 32Bit Data Buses (24 and 13Bit address), Ada Compiler 50 MFLOPS, 32Bit Floating Point DSP , Floating Point DSP, SGUS017 Boot ROM, two 1K word RAM, 128 word Cache, SGUS017 6 Comm. Ports, two 32Bit Data Buses, (31Bit Address), JTAG, Ada Compiler 33 MIPS, 16Bit Fixed Point DSP, SGUS020 Boot ROM 
Texas Instruments Original 

320F240 SCTD002 missile seeker military processors SMJ55161 SMJ44C256 military switch RS485 54ABTH18 SNJ54ABT16XXX SNJ54LVT16XXX SNJ54ABT32316 
Abstract: ))[!Â¿ations and integer multiplications for 8, 16 and 32bit integers. floating point square root , BIT Sing.e Ch.p B2130/B3130/B4130 Floating Point Processors T/V9U05 _ Mode Register 16 â'" 13 , â¡ â¡001,33 â¡ â BIT T^y?, B2130/B3130/B4130 Single Chip Floating Point Processors Features , integer data rate (ECL) â Six data formats 64bit floating point (DEC and IEEE) 32bit floating point , SingleChip Floating Point Processor BIPOLAR INTEGRATED M7E D â 1451454 DODO^ 2 â BIT Bipolar t 
 OCR Scan 

uns tread T49T205 SS2130 equivalent B2110A B2120A Y59 r 130 111111111111111111111111T 
Abstract: .754 and DEC (F&G) formats. â Four data formats 64bit floating point 32bit floating point 64bit , Absolute value Items within braces are alternative items, one of them must be used 64 bit floating point , Indicates sticky bit 32 bit floating point number Indicates a wrapped number_ This Material Copyrighted , flag always contains the last bit to leave the ALU. Floating point arithmetic operations usually reset , ï»¿// Bipolar [ Integrated f\ Technology, Inc. B3110/B3120 B2110/B2120 Floating Point Chip 
 OCR Scan 

B3110 B3T10 PZK 20 B3I10/B3120 B3110 B31207 B2110 B21207 B3110/B2110 
Abstract: Floating Point  64Bit DoublePrecision Floating Point The SMJ34082 is a highspeed floating point , cycle. A 64bit doubleprecision floating point operand is input in two cycles. Transfers to or from the , SM J34082 FLOATING POINT PROCESSOR SEPTEMBER 1969 Military Temperature Range:  55°C to 125°C Operates as a SMJ34020 Floating Point Graphics Coprocessor or as a Standalone Floating Point Processor , 16blt sequencer and a threeoperand FPU (source A, source B, destination) with twentytwo 64bit 
 OCR Scan 

40MH SMJ3408240 32MH SMJ3408232 145PIN 
Abstract: /TMS320C6712 are general purpose 32bit, floating point DSPs. Each DSP processor has a total onchip memory of , floating point mac, add, subtract, 2 loads with address pointer updates. It requires atleast six 32bit , 2116x SHARC DSPs are a second generation family of general purpose 32bit, floating point DSPs. They are , point data formats. The DSP supports two floating point data formats, single precision 32bit (24 bit , floating point or 40 bit floating point inputs. For 32 bit fixed point multiplies, you can send the upper 
Analog Devices Original 

ADSP21161 TMS320C6711 TMS320C6712 TMS3206712 tms320c67xx features architecture TMS320C67XX* internal architecture Architecture of TMS320C67xx TMS320C67XX addressing modes of TMS320c67XX internal Architecture of TMS320C67xx ADSP21161 TMS320C6711/TMS32C6712 
Abstract: BIT SPARC Floating Point Controller Features Description Fully compatible with the SPARC coprocessor interface definition Supports high performance floating point calculations using the BIT B5110/B5120 Contains an onchip 4 x 64bit internal floating point instruction queue Supports a 32 x 36bit , the BIT SPARC IU Supports separate floating point load/store memory access paths Utilizes the parity , bus 80 MHz operation ECL 10KH compatible interface The BIT SPARCâ"¢ Floating Point Controller is an 
 OCR Scan 

B5100 B5210 B5110 CA10 instruction set Sun SPARC T6 B5120 12930D MKTGD011 
Abstract: M AN670 Floating Point to ASCII Conversion Authors: Table 2 depicts Microchip's 32bit floating point register RAM usage. The bit labeled "S" is the sign bit. These registers are collectively , ASCII equivalent. This document shows a specific example of converting a 32bit floating point number to ASCII. Application note AN575 contains 24bit and 32bit floating point routines. A subroutine is , AN575 describes the Microchip format of 24 and 32bit floating point numbers. We will use the 32bit 
Microchip Technology Original 

FXD3216U 16C74A math16 AN617 INT3232 P16C74a QS9000 
Showing first 20 results. Show More 